(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

17.03.1999 Bulletin 1999/11

(51) Int Cl.6: G06F 3/14

(21) Application number: 98307097.0

(22) Date of filing: 03.09.1998

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 09.09.1997 US 926421

(71) Applicant: Compaq Computer Corporation Houston Texas 77070 (US) (72) Inventors:

- Santos, Gregory N.
 Cypress, Texas 77429 (US)
- Elliott, Robert C.
 Houston, Texas 77069 (US)
- (74) Representative: Brunner, Michael John et al GILL JENNINGS & EVERY Broadgate House 7 Eldon Street London EC2M 7LH (GB)
- (54) System and method for invalidating and updating individual gart (graphic address remapping table) entries for accelerated graphics port transaction requests
- A computer system having a core logic chipset that functions as a bridge between an Accelerated Graphics Port ("AGP") bus device such as a graphics controller, and a host processor and computer system memory wherein a Graphics Address Remapping Table ("GART table") is used by the core logic chipset to remap virtual memory addresses used by the AGP graphics controller into physical memory addresses that reside in the computer system memory. The GART table enables the AGP graphics controller to work in contiguous virtual memory address space, but actually use noncontiguous blocks or pages of physical system memory to store textures, command lists and the like. The GART table is made up of a plurality of entries, each entry comprising an address pointer to a base address of a page of graphics data in memory, and feature flags that may be used to customize the associated page. The core logic chipset may cache a subset of the most recently used GART table entries to increase AGP performance when performing the address translation. A GART cache entry control register is used by an application programming interface, such as a GART miniport driver, to indicate to the core logic chipset that an individual GART table entry in the chipset cache should be invalidated and/or updated. The core logic chipset may then perform the required invalidate and/or update operation on the individual GART table entry without having to flush or otherwise disturb the other still relevant GART table entries stored in the cache.




FIGURE 2

FP 0 902 355 A2

Description

[0001] The present invention relates to computer systems using a bus bridge(s) to interface a central processor(s), video graphics processor(s), random access memory and input-output peripherals together, and more particularly, in utilizing a graphics address remapping table (GART table) for remapping non-contiguous physical memory pages into contiguous accelerated graphics port (AGP) device addresses, wherein selected entries of the GART table are cached to speed up the remapping process and when a GART table entry in the cache is no longer valid or needs to be updated, a mechanism is used to mark a particular GART table entry without affecting other GART table entries in the cache. [0002] Use of computers, especially personal computers, in business and at home is becoming more and more pervasive because the computer has become an integral tool of most information workers who work in the fields of accounting law, engineering, insurance, services, sales and the like. Rapid technological improvements in the field of computers have opened up many new applications heretofore unavailable or too expensive for the use of older technology mainframe computers. These personal computers may be stand-alone workstations (high end individual personal computers), desk-top personal computers, portable lap-top computers and the like, or they may be linked together in a network by a "network server" which is also a personal computer which may have a few additional features specific to its purpose in the network. The network server may be used to store massive amounts of data, and may facilitate interaction of the individual workstations connected to the network for electronic mail ("E-mail"), document databases, video teleconferencing, white boarding, integrated enterprise calendar, virtual engineering design and the like. Multiple network servers may also be interconnected by local area networks ("LAN") and wide area networks ("WAN").

[0003] A significant part of the ever increasing popularity of the personal computer, besides its low cost relative to just a few years ago, is its ability to run sophisticated programs and perform many useful and new tasks. Personal computers today may be easily upgraded with new peripheral devices for added flexibility and enhanced performance. A major advance in the performance of personal computers (both workstation and network servers) has been the implementation of sophisticated peripheral devices such as video graphics adapters, local area network interfaces, SCSI bus adapters, full motion video, redundant error checking and correcting disk arrays, and the like. These sophisticated peripheral devices are capable of data transfer rates approaching the native speed of the computer system microprocessor central processing unit ("CPU"). The peripheral devices' data transfer speeds are achieved by connecting the peripheral devices to the microprocessor(s) and associated system random access memory through high speed expansion local buses. Most notably, a high speed expansion local bus standard has emerged that is microprocessor independent and has been embraced by a significant number of peripheral hardware manufacturers and software programmers. This high speed expansion bus standard is called the "Peripheral Component Interconnect" or "PCI." A more complete definition of the PCI local bus may be found in the PCI Local Bus Specification, revision 2.1; PCI/PCI Bridge Specification, revision 1.0; PCI System Design Guide, revision 1.0; PCI BIOS Specification, revision 2.1, and Engineering Change Notice ("ECN") entitled "Addition of 'New Capabilities' Structure," dated May 20, 1996, the disclosures of which are hereby incorporated by reference. These PCI specifications and ECN are available from the PCI Special Interest Group, P.O. Box 14070, Portland, OR 97214.

[0004] A computer system has a plurality of information (data and address) buses such as a host bus, a memory bus, at least one high speed expansion local bus such as the PCI bus, and other peripheral buses such as the Small Computer System Interface (SCSI), Extension to Industry Standard Architecture (EISA), and Industry Standard Architecture (ISA). The microprocessor(s) of the computer system communicates with main memory and with the peripherals that make up the computer system over these various buses. The microprocessor(s) communicates to the main memory over a host bus to memory bus bridge. The peripherals, depending on their data transfer speed requirements, are connected to the various buses which are connected to the microprocessor host bus through bus bridges that detect required actions, arbitrate, and translate both data and addresses between the various buses.

[0005] Increasingly sophisticated microprocessors have revolutionized the role of the personal computer by enabling complex applications software to run at mainframe computer speeds. The latest microprocessors have brought the level of technical sophistication to personal computers that, just a few years ago, was available only in mainframe and mini-computer systems. Some representative examples of these new microprocessors are the "PENTIUM" and "PENTIUM PRO" (registered trademarks of Intel Corporation). Advanced microprocessors are also manufactured by Advanced Micro Devices, Cyrix, IBM, Digital Equipment Corp., and Motorola.

[6066] These sophisticated microprocessors have, in turn, made possible running complex application programs using advanced three dimensional (*3-D*) graphics for computer aided drafting and manufacturing, engineering simulations, games and the like. Increasingly complex 3-D graphics require higher speed access to ever larger amounts of graphics data stored in memory. This memory may be part of the video graphics processor system, but, preferably, would be best (lowest cost) if part of the main computer system memory. Intel Corporation has proposed a low cost but improved 3-D graphics standard called the "Accelerated Graphics Port" (AGP) initiative. With AGP 3-D, graphics data, in particular textures, may be shifted out of the graphics controller local memory to computer system memory. The computer system memory is lower in cost than the graphics controller local memory and is more easily adapted

for a multitude of other uses besides storing graphics data.

[0007] The proposed Intel AGP 3-D graphics standard defines a high speed data pipeline, or "AGP bus," between the graphics controller and system memory. This AGP bus has sufficient bandwidth for the graphics controller to retrieve textures from system memory without materially affecting computer system performance for other non-graphics operations. The Intel 3-D graphics standard is a specification which provides signal, protocol, electrical, and mechanical specifications for the AGP bus and devices attached thereto. This specification is entitled "Accelerated Graphics Port Interface Specification Revision 1.0," dated July 31, 1996, the disclosure of which is hereby incorporated by reference. The AGP Specification is available from Intel Corporation, Santa Clara, California.

[0008] The AGP Specification uses the 66 MHz PCI (Revision 2.1) Specification as an operational baseline, with three performance enhancements to the PCI Specification which are used to optimize the AGP Specification for high performance 3-D graphics applications. These enhancements are: 1) pipelined memory read and write operations, 2) demultiplexing of address and data on the AGP bus by use of sideband signals, and 3) data transfer rates of 133 MHz for data throughput in excess of 500 megabytes per second ("MB/s"). The remaining AGP Specification does not modify the PCI Specification, but rather provides a range of graphics-oriented performance enhancements for use by 3-D graphics hardware and software designers. The AGP Specification is neither meant to replace nor diminish full use of the PCI standard in the computer system. The AGP Specification creates an independent and additional high speed local bus for use by 3-D graphics devices such as a graphics controller, wherein the other input-output ("I/O") devices of the computer system may remain on any combination of the PCI, SCSI, EISA and ISA buses.

[0009] To functionally enable this AGP 3-D graphics bus, new computer system hardware and software are required. This requires new computer system core logic designed to function as a host bus/memory bus/PCI bus to AGP bus bridge meeting the AGP Specification, and new Read Only Memory Basic Input Output System ("ROM BIOS") and Application Programming Interface ("API") software to make the AGP dependent hardware functional in the computer system. The computer system core logic must still meet the PCI standards referenced above and facilitate interfacing the PCI bus(es) to the remainder of the computer system. In addition, new AGP compatible device cards must be designed to properly interface, mechanically and electrically, with the AGP bus connector.

[0010] AGP and PCI device cards are neither physically nor electrically interchangeable even though there is some commonality of signal functions between the AGP and PCI interface specifications. The present AGP Specification only makes allowance for a single AGP device on an AGP bus, whereas, the PCI Specification allows two plug-in slots for PCI devices plus a bridge on a PCI bus running at 66 MHz. The single AGP device is capable of functioning in both a lx mode (264 MB/s peak) and a 2x mode (532 MB/s peak). The AGP bus is defined as a 32 bit bus, and may have up to four bytes of data transferred per clock in the 1x mode and up to eight bytes of data per clock in the 2x mode. The PCI bus is defined as either a 32 bit or 64 bit bus, and may have up to four or eight bytes of data transferred per clock, respectively. The AGP bus, however, has additional sideband signals which enables it to transfer blocks of data more efficiently than is possible using a PCI bus. An AGP bus running in the 2x mode provides sufficient video data throughput (532 MB/s peak) to allow increasingly complex 3-D graphics applications to run on personal computers.

12

E T

Ξ

[0011] A major performance/cost enhancement using AGP in a computer system is accomplished by shifting texture data structures from local graphics memory to main memory. Textures are ideally suited for this shift for several reasons. Textures are generally read-only, and therefore problems of access ordering and coherency are less likely to occur. Shifting of textures serves to balance the bandwidth load between system memory and local graphics memory, since a well-cached host processor has much lower memory bandwidth requirements than does a 3-D rendering machine; texture access comprises perhaps the single largest component of rendering memory bandwidth, so avoiding loading or caching textures in local graphics memory saves not only this component of local memory bandwidth, but also the bandwidth necessary to load the texture store in the first place, and, further, this data must pass through main memory anyway as it is loaded from a mass store device. Texture size is dependent upon application quality rather than on display resolution, and therefore may require the greatest increase in memory as software applications become more advanced. Texture data is not persistent and may reside in the computer system memory only for the duration of the software application, so any system memory spent on texture storage can be returned to the free memory heap when the application concludes (unlike a graphic controller's local frame buffer which may remain in persistent use). For these reasons, shifting texture data from local graphics memory to main memory significantly reduces computer system costs when implementing 3-D graphics.

[0012] Generally, in a computer system memory architecture the graphics controller's physical address space resides above the top of system memory. The graphics controller uses this physical address space to access its local memory which holds information required to generate a graphics screen. In the AGP system, information still resides in the graphics controller's local memory (textures, alpha, z-buffer, etc.), but some data which previously resided in this local memory is moved to system memory (primarily textures, but also command lists, etc.). The address space employed by the graphics controller to access these textures becomes virtual, meaning that the physical memory corresponding to this address space doesn't actually exist above the top of memory. In reality, each of these virtual addresses corresponds to a physical address in system memory. The graphics controller sees this virtual address space, referenced

hereinafter as "AGP device address space," as one contiguous block of memory, but the corresponding physical memory addresses may be allocated in 4 kilobyte ("KB"), non-contiguous pages throughout the computer system physical memory.

[0013] There are two primary AGP usage models for 3D rendering, that have to do with how data are partitioned and accessed, and the resultant interface data flow characteristics. In the "DMA" model, the primary graphics memory is a local memory referred to as 'local frame buffer' and is associated with the AGP graphics controller or "video accelerator." 3D structures are stored in system memory, but are not used (or "executed") directly from this memory; rather they are copied to primary (local) memory, to which the rendering engine's address generator (of the AGP graphics controller) makes references thereto. This implies that the traffic on the AGP bus tends to be long, sequential transfers, serving the purpose of bulk data transport from system memory to primary graphics (local) memory. This sort of access model is amenable to a linked list of physical addresses provided by software (similar to operation of a disk or network I/O device), and is generally not sensitive to a non-contiguous view of the memory space.

[0014] In the "execute" model, the video accelerator uses both the local memory and the system memory as primary graphics memory. From the accelerator's perspective, the two memory systems are logically equivalent; any data structure may be allocated in either memory, with performance optimization as the only criteria for selection. In general, structures in system memory space are not copied into the local memory prior to use by the video accelerator, but are "executed" in place. This implies that the traffic on the AGP bus tends to be short, random accesses, which are not amenable to an access model based on software resolved lists of physical addresses. Since the accelerator generates direct references into system memory, a contiguous view of that space is essential. But. since system memory is dynamically allocated in, for example, random 4,096 byte blocks of the memory, hereinafter 4 kilobyte ("KB") pages, it is necessary in the "execute" model to provide an address mapping mechanism that maps the random 4 KB pages into a single contiguous address space.

[0015] The AGP Specification, incorporated by reference hereinabove, supports both the "DMA" and "execute" models. However, since a primary motivation of the AGP is to reduce growth pressure on the graphics controller's local memory (including local frame buffer memory), the "execute" model is preferred. Consistent with this preference, the AGP Specification requires a virtual-to-physical address re-mapping mechanism which ensures the graphics accelerator (AGP master) will have a contiguous view of graphics data structures dynamically allocated in the system memory. This address re-mapping applies only to a single, programmable range of the system physical address space and is common to all system agents. Addresses falling in this range are re-mapped to non-contiguous pages of physical system memory. All addresses not in this range are passed through without modification, and map directly to main system memory, or to device specific ranges, such as a PCI device's physical memory. Re-mapping is accomplished via a "Graphics Address Remapping Table" ("GART table") which is set up and maintained by a GART miniport driver software, and used by the core logic chipset to perform the re-mapping. In order to avoid compatibility issues and allow future implementation flexibility, this mechanism is specified at a software (API) level. In other words, the actual GART table format may be abstracted to the API by a hardware abstraction layer ("HAL") or mini-port driver that is provided with the core logic chipset. While this API does not constrain the future partitioning of re-mapping hardware, the remapping function will typically be implemented in the core logic chipset.

[0016] The contiguous AGP graphics controller's device addresses are mapped (translated) into corresponding physical addresses that reside in the computer system physical memory by using the GART table which may also reside in physical memory. The GART table is used by the core logic chipset to remap AGP device addresses that can originate from either the AGP, host, or PCI buses. The GART table is managed by a software program called a "GART miniport driver." The GART miniport driver provides GART services for the computer software operating system.

[0017] Residing in the system memory, the GART table may be read from and/or written to by the core logic driver software, i.e. the aforementioned GART miniport driver, or any other software program or application specific interface ("API") program. The GART table is used by the computer system core logic to remap the virtual addresses of the graphics data requested by the AGP graphics controller to physical addresses of pages that reside in the computer system memory (translate addresses). Thus, the AGP graphics controller can work in contiguous virtual address space, but use non-contiguous pages of physical system memory to store graphics data such as textures and the like.

[0018] Typically, the core logic will cache a subset of the most recently used GART table entries to increase system performance when doing the address translations. These cached GART table entries, however, may become stale (invalid) due to the corresponding GART table entries in the system memory being subsequently updated when, for example, the GART miniport driver receives a call by a graphics applications program to allocate or de-allocate a page(s) of graphics data in the system memory which requires the corresponding GART table entry to be updated. Updating of the GART table entries in system memory typically requires the core logic to snoop all of the write accesses to the GART table. This requires comparison logic to be implemented in the core logic. The core logic may also implement a programmable register to invalidate all of the GART table entries stored in its cache each time the GART miniport driver updates the GART table in system memory. Implementing comparison logic in the core logic chipset for snooping can be difficult and drive the gate count up which increases the cost and complexity of the core logic chipset. A global invalidation will flush cached

45

GART table entries which do not require invalidation, thus leading to degradation of AGP bus performance when address translation is required for an AGP transaction request. What is needed is a way of invalidating and/or updating a individual stale GART table entry cached in the core logic chipset without affecting the other cached GART table entries that are still valid.

[0019] It is therefore an object of the present invention to invalidate and/or update an individual GART table entry.

[0020] Another object of the present invention is to reduce the logic required in a core logic chipset having a GART table address translation and GART cache.

[0021] Another object is to eliminate the requirement for snooping writes to the GART table in physical memory.

[0022] Still another object is to mark a cached GART table entry as invalid when its corresponding page of graphics data in physical memory has been un-mapped.

[0023] Yet another object is to mark a cached GART table entry to be updated when its corresponding page of graphics data in physical memory has been re-mapped.

[0024] Still another object is to prefetch updated GART table entries from physical memory to the core logic chipset cache

[0025] The above and other objects of the present invention are satisfied, at least in part, by providing in a computer system a core logic chipset that functions as a bridge between an AGP bus and host and memory buses wherein a "Graphics Address Remapping Table" ("GART table") is used by the core logic chipset to remap virtual addresses into physical addresses that reside in the computer system memory. Entries of the GART table may also reside in the computer system memory. The core logic chipset uses the GART table entries so that an AGP graphics controller may reference addresses of graphics information in contiguous virtual address space, hereinafter "AGP device address space," but actually have the graphics information stored in non-contiguous blocks of the computer system physical memory. The graphics information may be textures, command lists and the like. The core logic chipset of the present invention caches the necessary GART table entries in order to speed up retrieval of the graphics data from the computer system memory.

[0026] The GART table is made up of a plurality of entries. A GART miniport driver creates the entries in the computer system memory that make up the GART table. Each of these entries comprise a translation pointer which references the physical address of the first byte of a page in physical memory, and feature flags associated with the referenced page. Each page in physical memory referenced by the GART table contains AGP graphics textures. The feature flags may be used to customize each associated page of memory referenced by the pointer address. For example a page in physical memory may contain 4,096 bytes (4 KB) of data such as textures, command lists and the like. The GART table entry may comprise four eight bit bytes for a total of 32 bits of binary information. If the 20 most significant bits (31:12) in the GART table entry are used for the physical memory page address, the 12 least significant bits (11:0) are available for use by the systems designer in defining and/or customizing certain features and attributes associated with the memory page.

[0027] Some examples for use of these feature flags (least significant bits) are as follows: 1) a Cacheability Bit may indicate whether the 4 KB page is cacheable, 2) a Write Combinable Bit may indicate whether the 4 KB page is write combinable, 3) a Dirty Bit may indicate whether the page has been modified, 4) a Link Bit may indicate whether the next GART table entry is associated with the current GART table entry, and 5) a Present Bit may indicate whether the page referenced by the GART table entry (bits 31:12) is reserved by the GART miniport driver, i.e., the page is reserved in physical memory. Many other combinations of these feature bits may be utilized and are contemplated herein. These feature bits (11:0) may also be referred to hereinafter as "flag bits" and are typically managed by the GART miniport driver, but may be accessed by any other device driver of the computer system (i.e., ROM BIOS, etc.) because the GART table entries, typically, are located in the computer system memory. The core logic chipset of the present invention may cache the necessary GART table entries in order to speed up retrieval of the graphics data pages from the computer system memory and translation thereof to the AGP device address space.

[0028] In an embodiment of the present invention, the core logic chipset comprises a cache memory to store selected ones of the GART table entries if a single-level address remapping is implemented, and, in addition, selected ones of a GART directory if a two-level GART address remapping is implemented. Each cache entry stores a selected one of the GART table entries and is referenced to a page boundary of a linear address of the AGP device address space. The selected one of the GART table entry stored in the cache has the base address of the page of graphics data stored in physical memory and flag bits described hereinabove. Register logic is also provided to associate a "GART Cache Entry Update bit" and a GART Cache Entry Invalidate bit for each of the cached GART table entries.

[0029] AGP memory-mapped control registers of the core logic chipset are accessed via a base address register residing in a host-to-PCI bridge configuration header. A base address is determined and written to the base address register by the system BIOS during POST. The AGP memory-mapped control registers are used by the GART miniport driver to dynamically control AGP functionality within the chipset during operation of the computer system. Preferably, a GART Cache Entry Control Register is used by software, such as the GART miniport driver, to update/invalidate a specific GART cache entry. When the GART miniport driver receives a call to update/invalidate entries in the GART

table (located in the system physical memory), it is also required to maintain coherency of the GART table entries in cache. If the update/invalidate GART table entry is not present in the GART cache, the invalidate function will have no effect. If a cached GART table entry needs to be updated, the present invention may prefetch the new GART table entry from system physical memory and thus, further speed address translations.

[0030] The GART Cache Entry Control Register may be 32 bits wide (double word) and comprises a GART Entry Offset having a plurality of bits (31:12) which define the AGP device address of the particular GART table entry to be invalidated/updated. The GART miniport driver derives this device address from the linear address (Lin-to-Dev command). When a device address is written to this register by the GART miniport driver, the chipset invalidates/updates the referenced cache entry based upon the appropriate setting in the GART Cache Entry Update and/or GART Cache Entry Invalidate bits (bits 1 and 0 respectively) as follows: When the GART Cache Entry Update bit is set to a logic 1, the chipset updates the GART cache entry referenced by the GART Entry Offset bits 31:12 with the current entry in the GART table in system memory. The update function is performed following the write to this register. When the update operation is completed, the core logic chipset may reset this bit to 0. The GART miniport driver may poll this bit to verify completion of the update operation. When the GART Entry Offset bits 31:12, if present in the GART table entry cache. The invalidate function may be performed immediately following the write to this register. When the invalidate operation is completed, the core logic chipset may reset this bit to 0. The GART miniport driver may poll this bit to verify completion of the invalidate operation. The core logic chipset may also prefetch into cache the GART table entries marked to be updated.

[0031] For example, a graphics application requests that Microsoft Corporation's DirectDraw API de-allocate a 32 KB region of AGP memory for a texture. DirectDraw then issues a PageUnMap call to the AGP device driver (GART miniport driver) to unmap eight 4 KB pages in the GART table. The AGP device driver writes to the GART Cache Entry Control Register to invalidate only the eight GART table entries associated with the unmapped eight 4 KB pages of AGP memory. The core logic chipset of the present invention will determine if any of these eight GART table entries are cached and will invalidate them if present in the GART cache.

[0032] Another example is when a graphics application requests the DirectDraw API to allocate a 32 KB region of AGP memory for a texture. DirectDraw then issues a PageMap call to the AGP device driver to remap eight 4 KB pages in the GART table. Due to previous AGP transaction activity, the GART cache contains the eight previous address remap values for each of theses eight pages. The AGP device driver writes to the GART Cache Entry Control Register to both invalidate and update the GART table entries currently in the GART cache. The invalidate function basically invalidates the current entry in the cache. The update function, however, may be used to cause the core logic chipset to prefetch the new GART table entry(ies) for anticipated future use when performing AGP transaction requests. This will improve overall AGP performance because the translated address will already be stored in the core logic cache when the AGP memory access begins.

[0033] A feature of the present invention is that individual GART table entries may be invalidated and/or updated in a GART cache without affecting other GART table entries that are still current.

[0034] An advantage of the present invention is no snoop logic need be associated with the core logic chipset.

[0035] Another advantage is that the AGP device driver may control how many entries in the GART cache are invalidated each time DirectDraw makes a call to update an entry in the GART table residing in system physical memory.

[0036] Still another advantage is preloading GART table entries from the system physical memory before an AGP memory transaction request is issued by the AGP graphics device.

[0037] Oher and further objects, features and advantages will be apparent from the following description of presently preferred embodiments of the invention, given for the purpose of disclosure and taken in conjunction with the accompanying drawings.

Figure 1 is a schematic block diagram of a prior art computer system;

Figure 2 is a schematic block diagram of a computer system according to the present invention:

Figure 3 is a schematic functional block diagram of an embodiment of the present invention according to the computer system of Figure 2;

Figures 4A-4C are schematic diagrams of a computer system memory map, a GART table in the computer system memory and a GART table entry, according to the present invention;

Figure 5 is a schematic functional block diagram and memory map according to the present invention;

Figure 10A is a schematic diagram of a memory map of an AGP single-level address translation;

6

45

50

EP 0 902 355 A2
Figure 10B is a schematic diagram of a memory map of an AGP two-level address translation;
Figure 11A is a schematic functional block diagram of the AGP single-level address translation according to Figure 10A;
Figure 11B is a table of bits required for page offset in a single-level translation;
Figure 11C is a schematic flow diagram of single-level address remapping;
Figure 12A is a schematic functional block diagram of the AGP two-level address translation according to Figure 10B;
Figure 12B is a table of bits required for directory and page offset in a two-level translation;
Figure 12C is a schematic flow diagram of two-level address remapping;
Figure 13 is a schematic diagram of a memory map of the GART table, according to the present invention;
Figure 14 is a schematic diagram of a memory map of entries in a GART directory, a page of GART table entries and an AGP memory, according to the present invention;
Figure 15 is a table of maximum GART table size versus size of AGP memory;
Figure 16 is a schematic functional block diagram of the AGP logical architecture;
Figure 17A is a schematic table of registers according to the AGP functional block diagram of Figure 16 and an embodiment of the present invention;
Figures 17B and 17C are tables of a functional description of the bits used in the AGP registers of Figure 17A, according to the present invention;
Figure 18A is a schematic table of registers according to the AGP functional block diagram of Figure 16 and an embodiment of the present invention;
Figures 18B-18M are tables of a functional description of the bits used in the AGP registers of Figure 18A, according to the present invention;
Figure 19A is a schematic table of memory-mapped registers according to the AGP functional block diagram of Figure 16 and an embodiment of the present invention;
Figures 19B-19N are tables of functional descriptions of the bits used in the AGP registers of Figure 19A, according to the present invention;
Figure 20 is a schematic memory map of caching GART table entries, according to an embodiment of the present

45 invention;

10

15

20

25

30

35

40

50

55

Figure 21 is a schematic memory map of prefetching GART table entries, according to an embodiment of the present invention;

Figure 22A is a schematic table of AGP graphics controller configuration registers according to the AGP functional block diagram of Figure 16 and an embodiment of the present invention;

Figures 22B-22E are tables of functional descriptions of the bits used in the AGP registers of Figure 16A, according to the present invention;

Figure 23 is a table of best, typical, and worst case latencies for AGP, according to the present invention:

Figure 24 is a schematic functional block diagram of the AGP software architecture;

Figures 25A-25F are tables of software services provided by the GART miniport driver, and

Figures 26A and 26B are tables of software services available to the GART miniport driver.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

5

30

45

50

[0038] The present invention provides a core logic chipset in a computer system which is capable of implementing a bridge between host processor and memory buses, an AGP bus adapted for an AGP device(s), and a PCI bus adapted for PCI devices. The AGP device may be a graphics controller which utilizes graphical data such as textures by addressing a contiguous virtual address space, hereinafter "AGP device address space," that is translated from non-contiguous memory pages located in the computer system physical memory by the core logic chipset. The core logic chipset utilizes a "Graphics Address Remapping Table" ("GART table") which may reside in a physical memory of the computer system, such as system random access memory, and may be controlled by the core logic chipset software driver(s). The function of the GART table is to remap virtual addresses referenced by the AGP device to the physical addresses of the graphics information located in the computer system physical memory. Each entry of the GART table describes a first byte address location for a page of physical memory. The page of physical memory may be 4,096 bytes (4 KB) in size. A GART table entry comprises a memory address translation pointer and software controllable feature flags (see Figure 13). These feature flags may be used to customize the associated page of physical memory. API software and miniport drivers may write to and/or read from these feature flags.

[0039] For illustrative purposes, the preferred embodiment of the present invention is described hereinafter for computer systems utilizing the Intel x86 microprocessor architecture and certain terms and references will be specific to those processor platforms. AGP and PCI are interface standards, however, that are hardware independent and may be utilized with any host computer designed for these interface standards. It will be appreciated by those skilled in the art of computer systems that the present invention may be adapted and applied to any computer platform utilizing the AGP and PCI Specifications.

[0040] The PCI specifications referenced above are readily available and are hereby incorporated by reference. The AGP Specification entitled "Accelerated Graphics Port Interface Specification Revision 1.0," dated July 31, 1996, as referenced above, is readily available from Intel Corporation, and is hereby incorporated by reference. Further definition and enhancement of the AGP Specification is more fully defined in "Compaq's Supplement to the 'Accelerated Graphics Port Interface Specification Version 1.0', " Revision 0.8, dated April 1, 1997, and is hereby incorporated by reference. Both of these AGP specifications were included as Appendices A and B in commonly owned co-pending U.S. Patent Application Serial No. 08/853,289; filed May 9, 1997, entitled "Dual Purpose Apparatus, Method and System for Accelerated Graphics Port and Peripheral Component Interconnect" by Ronald T. Horan and Sompong Olarig, and which is hereby incorporated by reference.

[0041] Referring now to the drawings. the details of preferred embodiments of the present invention are schematically illustrated. Like elements in the drawings will be represented by like numbers, and similar elements will be represented by like numbers with a different lower case letter suffix. Referring now to Figure 2, a schematic block diagram of a computer system utilizing the present invention is illustrated. A computer system is generally indicated by the numeral 200 and comprises a central processing unit(s) ("CPU") 102, core logic chipset 204, system random access memory ("RAM") 106, a video graphics controller 210, a local frame buffer 208, a video display 112, a PCI/SCSI bus adapter 114, a PCI/EISA/ISA/ bridge 116, and a PCI/IDE controller 118. Single or multilevel cache memory (not illustrated) may also be included in the computer system 200 according to the current art of microprocessor computer systems. The CPU 102 may be a plurality of CPUs 102 in a symmetric or asymmetric multi-processor configuration.

[0042] The CPU(s) 102 is connected to the core logic chipset 204 through a host bus 103. The system RAM 106 is connected to the core logic chipset 204 through a memory bus 105. The video graphics controller(s) 210 is connected to the core logic chipset 204 through an AGP bus 207. The PCI/SCSI bus adapter 114, PCI/EISA/ISA bridge 116. and PCI/IDE controller 118 are connected to the core logic chipset 204 through a primary PCI bus 109. Also connected to the PCI bus 109 are a network interface card ("NIC") 122 and a PCI/PCI bridge 124. Some of the PCI devices such as the NIC 122 and PCI/PCI bridge 124 may plug into PCI connectors on the computer system 200 motherboard (not illustrated).

[0043] Hard disk 130 and tape drive 132 are connected to the PCI/SCSI bus adapter 114 through a SCSI bus 111. The NIC 122 is connected to a local area network 119. The PCI/EISA/ISA bridge 116 connects over an EISA/ISA bus 113 to a ROM BIOS 140, non-volatile random access memory (NVRAM) 142, modem 120, and input-output controller 126. The modem 120 connects to a telephone line 121. The input-output controller 126 interfaces with a keyboard 146, real time clock (RTC) 144, mouse 148, floppy disk drive (*FDD*) 150, and serial/parallel ports 152, 154. The EISA/ISA bus 113 is a slower information bus than the PCI bus 109, but it costs less to interface with the EISA/ISA bus 113.

[0044] Referring now to Figure 3, a schematic functional block diagram of the core logic chipset 204 of Figure 2, according to the present invention, is illustrated. The core logic chipset 204 functionally comprises CPU host bus

interface and queues 302, memory interface and control 304, host/PCI bridge 306, AGP logic 318, and PCI/PCI bridge 320. The AGP logic 318 comprises AGP arbiter 316, GART cache 322, AGP data and control 310, and AGP request/ reply queues 312. The CPU host bus interface and queues 302 connect to the host bus 103 and include interface logic for all data, address and control signals associated with the CPU(s) 102 of the computer system 200. Multiple CPUs 102 and cache memory associated therewith (not illustrated) are contemplated and within the scope of the present invention.

[0045] The CPU host bus interface and queues 302 interfaces with the host/PCI bridge 306 and memory interface and control 304 over a core logic bus 311. The CPU host bus interface and queues 302 interfaces with the AGP logic 318 over the core logic bus 311. The memory interface and control 304 interfaces with the AGP logic 318 over a core logic bus 309. An advantage of having separate buses 309 and 311 is that concurrent bus operations may be performed thereover. For example, video data stored in system RAM 106, connected to the bus 105, may be transferring to the video graphics controller 210 (AGP device) on the AGP bus 207 while the CPU 102 on the host bus 103 is accessing an independent PCI device (i.e., NIC 122) on the PCI bus 109.

[0046] The host bus interface and queues 302 allows the CPU 102 to pipeline cycles and schedule snoop accesses. The memory interface and control 304 generates the control and timing signals for the computer system RAM 106 which may be synchronous dynamic RAM and the like. The memory interface and control 304 has an arbiter (not illustrated) which selects among memory accesses for CPU writes, CPU reads, PCI writes, PCI reads, AGP reads, AGP writes, and dynamic memory refresh. Arbitration may be pipelined into a current memory cycle, which ensures that the next memory address is available on the memory bus 105 before the current memory cycle is complete. This results in minimum delay, if any, between memory cycles. The memory interface and control 304 also is capable of reading ahead on PCI master reads when a PCI master issues a read multiple command, as more fully described in the PCI Specification.

[0047] The host/PCI bridge 306 controls the interface to the PCI bus 109. When the CPU 102 accesses the PCI bus 109, the host/PCI bridge 306 operates as a PCI master. When a PCI device is a master on the PCI bus 109, the host/PCI bridge 306 operates as a PCI slave. The host/PCI bridge 306 contains base address registers for PCI device targets on its PCI bus 109 (not illustrated).

[0048] The AGP data and control 310, AGP arbiter 316, and AGP request/reply queues 312 interface to the AGP bus 207 and also have signal, power and ground connections (not illustrated) for implementation of signals defined in the AGP and PCI Specifications. The AGP bus 207 is adapted to connect to an AGP device(s) and/or an AGP connector (s) (not illustrated). The GART cache 322 is used to store GART table entries for reordering and retrieving random non-contiguous AGP pages 412 (Figure 4A) in the computer system memory 106 to contiguous AGP device address space 406 for use by the graphics controller 210.

[0049] The PCI/PCI bridge 320 is connected between the PCI bus 109 and the AGP bus 207. The PCI/PCI bridge 320 allows existing enumeration code in the computer system BIOS 140 to recognize and handle AGP compliant devices, such as the video graphics controller 210, residing on the AGP bus 207. The PCI/PCI bridge 320, for example, may be used in configuring the control and status registers of the AGP graphics controller 210 or the AGP logic 318 by bus enumeration during POST, both being connected to the AGP bus 207, as more fully described hereinbelow.

[0050] Referring now to Figures 4A-4C (also see Figure 13), schematic diagrams of a computer system memory map, a GART table in the computer system memory and a GART table entry are illustrated. A logical memory map of the computer system memory 106 is generally indicated by the numeral 402, the graphics controller physical address space by the numeral 404, and the AGP device address space (virtual memory) by the numeral 406. The computer system 200 may address up to 4 gigabytes ("GB") of memory with a 32 bit address, however, some of this 4 GB of memory address space may be used for local memory associated with various devices such as the AGP video graphics controller's 210 memory which may include the local frame buffer 208, texture cache, alpha buffers, Z-buffers, etc., all being addressed within the graphics controller physical address space 404. In addition, according to the present invention, some of the memory address space 402 is used for the AGP device address space 406. In Figure 4A, the bottom (lowest address) of the computer system memory 106 is represented by the numeral 408 and the top (highest address) is represented by the numeral 410. In between the bottom 408 and the top 410 are various blocks or "pages" of AGP memory represented by the numeral 412. Each page 412 has a contiguous set of memory addresses.

[0051] In the present invention, some of these AGP memory pages (indicated by 412a, 412b and 412c) are used to store AGP information, such as textures, lists and the like, and at least one page (indicated by 414) is used to store entries in the GART table 414. The GART table 414 comprises a plurality of entries 418 (Figure 4B). Enough GART table entries 418 are stored to represent all of the associated AGP device address space 406 being used in the computer system 200. Each GART table entry 418 represents the base address 416 of the respective page 412 of the AGP memory. Another memory page may also be used to store a GART directory (not illustrated). The GART directory is used for two-level address remapping as more fully described hereinbelow. Each GART table entry 418 stores 32 binary bits of information (Figure 4C). The GART table 414 is used to remap AGP device address space 406 to addresses of the pages 412, by using the upper bits (31:12) to store a base address 416 for each of the corresponding

4 KB pages 412. The lower 12 bits of the AGP device address 406 is the same as the lower 12 bits of the address of the page 412, as more fully described hereinbelow. See also Figures 11A and 12A and the specification relating thereto. Thus the lower 12 bits (11:0), when using a 4 KB size page 412 addressed by each GART table entry 418, are free for other uses besides addressing AGP texture data. For other memory page sizes, different numbers of bits are available in the GART table entry 418 for the other uses and are contemplated herein.

[0052] Each GART table entry 418 may comprise four eight bit bytes for a total of 32 bits of binary information. If the twenty most significant bits 426 (31:12) (Figure 4C) in the GART table entry 418 are used for the base address 416 of the corresponding 4 KB page 412, the twelve least significant bits (11:0) are available for use by the systems designer in defining and/or customizing certain features and attributes associated with the memory page 412. These least significant bits are hereinafter referred to as "feature bits" or "feature flags."

[0053] The video graphics controller 210 asserts addresses on the AGP bus 207 requesting the required graphical texture data. The AGP logic 318 receives these addresses for the requested graphical texture data which reference the AGP device addresses 406, however, the AGP device addresses 406 are virtual addresses and do not physically exist in the computer system. The AGP logic 318 therefore must remap these AGP device addresses 406 into the actual AGP pages 412 residing in the memory 106. These AGP pages 412 are not contiguous nor are they in any particular order. The GART table is used to remap the AGP device addresses 406 to the actual physical addresses of the AGP pages 412 residing in the physical memory 106 (logical memory map 402) as more fully describe herein above and below. The core logic caches a subset of the most recently used GART table entries 418 to increase AGP performance when performing the address translation. AGP address translation speed is improved whenever a read to the memory 106 is not needed to obtain a selected GART table entry 418, i.e., there is a GART cache 322 hit.

[0054] Referring now to Figure 5, a schematic functional block diagram and memory map of the present invention is illustrated. When the video graphics controller 210 requests graphics texture data on the AGP bus 207, the AGP logic 318 evaluates the asserted AGP device address space 406a to determine if the associated GART table entries 418a are in the cache 322. If the GART table entries 418a are in the cache 322 (a cache hit) the AGP logic 318 performs a memory read of the AGP pages 412 located in the physical memory 402 and remaps the pages 412 to the desired AGP device address space 406a, as more fully described below. However, if the necessary GART table entries 418 (Figure 4A) are not found in the cache 322, then the AGP logic 318 must first update the cache 322 with the necessary GART table entries 418.

[0055] Figure 5 illustrates four GART table entries for illustrative clarity, however, any number of GART table entries may be cached in the core logic chipset 204 of the present invention and are contemplated herein. The GART table entries 418 are read from the GART table 414 located in the physical memory 106. Once the selected GART table entries 418a are written into the cache 322, the AGP pages 412 may be read from the physical memory 106. The AGP pages 412 are not stored in the AGP logic 318 but are used by the video graphics controller 210 directly from the memory 106. The AGP logic 318 acts as an address translator to remap the random ordered and non-contiguous AGP pages 412 into a contiguous AGP device address space 406. One-level GART and two-level GART translations, according to the present invention, are more fully described hereinbelow.

[0056] In an embodiment of the present invention, the AGP logic 318 utilizes the cache memory 322 to store selected ones of the GART table entries 418a if a single-level address remapping is implemented, and, in addition, selected ones of a GART directory if a two-level GART address remapping is implemented (not illustrated). Each cache location stores a selected one 418a from the GART table 414 and is referenced to a page boundary of a linear address 406a of the AGP device address space 406. The selected one 418a of the GART table 414 stored in the cache 322 has the base address 416 of the page 412 of graphics data stored in physical memory 106 and flag bits described hereinabove. Register logic is also provided in the AGP logic 318 to associate a GART Cache Entry Update bit 502 and a GART Cache Entry Invalidate bit 504 with each of the cached GART table entries 418a.

[0057] AGP memory-mapped control registers (Figure 19A) of the core logic chipset 204 are accessed via a base address register BAR1 1704 (Figures 17A and 17C) residing in a host-to-PCI bridge configuration header (Figure 17A). A base address is determined and written to the base address register BAR1 1704 by the system BIOS during POST. The AGP memory-mapped control registers (Figure 19A) are used by the GART miniport driver to dynamically control AGP functionality within the core logic chipset 204 during operation of the computer system 200. Preferably, a GART Cache Entry Control Register 1916 (Figures 19A and 19I) is used by software, such as the GART miniport driver, to update/invalidate a specific GART cache entry 418a. When the GART miniport driver receives a call to update/invalidate entries in the GART table (located in the system physical memory), it is also required to maintain coherency of the GART table entries 418a in the cache 322. If the particular update/invalidate GART table entry is not present in the GART cache 322, the invalidate function will have no effect. If a cached GART table entry 418a needs to be updated, the AGP logic 318 may prefetch the new GART table entry from system physical memory 106 and thus further speed

[0058] The GART Cache Entry Control Register 1916 may be 32 bits wide (double word) and comprises a GART Entry Offset 1950 (Figure 19I) having a plurality of bits (31:12) which define the AGP device address 406a of the

particular GART table entry 418a to be invalidated/updated, a GART Cache Entry Update 1952 (bit number 1) and a GART Cache Entry Invalidate 1954 (bit number 0). The GART miniport driver derives this device address from the linear address (Lin-to-Dev command). When a device address 406a is written to the GART Cache Entry Control Register 1916 by the GART miniport driver, the AGP logic 318 invalidates/updates the referenced cache entry based upon the appropriate setting in the GART Cache Entry Update 1952 and/or GART Cache Entry Invalidate 1954 as follows: When the GART Cache Entry Update 1952 is set to a logic 1, the AGP logic 318 updates the cached GART table entry 418a referenced by the GART Entry Offset 1950 bits 31:12 with the current entry 418 in the GART table 414 in the system memory 106. The update function is performed following the write to this register. When the update operation is completed, the AGP logic 318 may reset the GART Cache Entry Update 1952 to 0. The GART miniport driver may poll the GART Cache Entry Update 1952 to verify completion of the update operation. When the GART Cache Entry Invalidate 1954 is set to a logic 1, the AGP logic 318 invalidates the cached GART table entry 418a referenced by the GART Entry Offset bits 31:12, if present in the GART entry cache 322. The invalidate function may be performed immediately following the write to this register. When the invalidate operation is completed, the AGP logic 318 may reset the GART Cache Entry Invalidate 1954 to 0. The GART miniport driver may poll the GART Cache Entry Invalidate 1954 to verify completion of the invalidate operation.

[0059] The AGP logic 318 may also comprise additional bits associated with the GART Cache Entry Update 1952 and the GART Cache Entry Invalidate 1954 of the GART Cache Entry Control Register 1916 for each cache memory 322 location. Referring to Figure 5, a GART Cache Entry Update bit 502 and a GART Cache Entry Invalidate bit 504 are used to store the logic level values from the GART Cache Entry Update 1952 and the GART Cache Entry Invalidate 1954 respectively, which are associated with the device address 406a for each of the GART table entries 418a in the cache memory 322. Bits 502 and 504 allow the AGP logic 318 to automatically invalidate an invalid GART table entry (ies) 416a (those with a bit 504 set to logic "1"), or prefetch into the cache 322 the GART table entry (ies) 418a marked to be updated (those with a bit 502 set to logic "1"). Bits 502 and 504 may also be reset by the AGP logic after the indicated operation has been performed.

AGP Specification

[0060] The Intel AGP Specification entitled "Accelerated Graphics Port Interface Specification Revision 1.0," dated July 31 1996 incorporated by reference hereinabove, provides signal, protocol, electrical, and mechanical specifications for the AGP bus. However, further design must be implemented before a fully function computer system with AGP capabilities is realized. The following disclosure defines the implementation specific parts of an AGP interface according to the present invention. The following disclosure includes the GART table, buffer depths, latencies, registers, and driver functionality and interfaces so that one of ordinary skill in the art may practice the present invention without undue experimentation when used with the aforementioned Intel AGP Specification incorporated by reference herein.

[0061] Moving textures and other information required by the graphics controller, such as command lists, out of the local frame buffer into system memory creates a problem: the presently implemented prior an computer system architecture, illustrated in Figure 1, cannot support the bandwidth requirements of tomorrow's 3-D graphics enhanced applications. The standard PCI bus 109 (33 MHz, 32 bit) bandwidth is 132 MB/s peak and 50 MB/s typical. Microsoft Corporation estimates that future graphics applications will require in excess of 200 MB/s. This means that the PCI bus 109 in the computer system architecture illustrated in Figure 1 will likely starve the graphics controller 110 as well as other PCI devices (122, 124, 114, 116 and 118) also trying to access the PCI bus 109.

AGP Architecture

[0062] To remedy this situation, intel developed the AGP architecture illustrated in Figures 2 and 3. In the Intel AGP architecture, a graphics controller 210 is removed from the existing PCI bus 109 and placed on a higher bandwidth AGP bus 207. This AGP bus 207 has a peak bandwidth of 532 megabytes per second ("MB/s"). The bandwidth bottleneck now exists in the core logic chipsel 204 and the memory bus 105, which have to handle requests from the host bus 103, the PCI bus 109, and the AGP bus 207 (Figure 2), as well as memory 106 refreshing by the memory interface and control 304. However, with the introduction of faster memory 106 and highly integrated, faster chipsets, this problem becomes manageable.

[0063] Understanding the necessity for the Graphics Address Remapping Table ("GART table") requires a full understanding of the AGP addressing scheme. Referring now to Figures 10A and 10B, schematic memory maps of an AGP single-level address translation and an AGP two-level address translation, respectively, are illustrated. In the prior an computer system architecture illustrated in Figure 1, the graphics controller's physical address space resides above the top 410 of system memory 106. The graphics controller 110 used this physical address space for the local frame buffer 108, texture cache, alpha buffers, Z-buffers, etc. In the AGP system, information still resides in the graphics controller memory (alpha, z-buffer, local frame buffer 108, etc.), but some data which previously resided in the prior

an local frame buffer 108 is moved to system memory 106 (primarily textures, but also command lists, etc.). The address space employed by the graphics controller 210 to access these textures becomes virtual, meaning that the physical memory corresponding to this address space doesn't actually exist above the top of memory. In reality, each of these virtual addresses correspond to a physical address in the system memory 106. The graphics controller 210 addresses this virtual address space, referenced hereinabove and hereinafter as "AGP device address space" as one contiguous block of memory 406, but the corresponding physical addresses are allocated in 4 KB, non-contiguous pages 412 throughout the computer system memory 106.

[0064] A system, method and apparatus is needed to remap the graphics controller's contiguous. AGP device addresses into their corresponding physical addresses that reside in the system memory 106. This is the function of the GART table. The GART table resides in the physical memory 106 (Figure 1), and is used by the core logic chipset 204 to remap AGP device addresses that can originate from either the AGP bus 207, host bus 103, or PCI bus(es) 109. The GART table is managed by a GART miniport driver. In the present invention, the GART table implementation supports two options for remapping AGP addresses: single-level address translation and two-level address translation.

Single-Level GART Table Translation

10

25

[0065] A single-level address translation may improve overall AGP performance by reducing the number of GART table entry lookups required by the chipset. Single-level means that the chipset need only perform one GART table lookup to get the physical address of the desired page (table-> page). This is possible because the GART table is allocated by the operating system into one single, contiguous block of uncachable memory. Allocation of this memory is typically performed early in the initialization process to ensure that contiguous memory is available. However, defragmentation of the computer system memory to obtain the necessary contiguous memory space at any time during operation of the computer system is contemplated herein.

[0066] In a computer system using single-level address translation, the AGP device addresses used by the graphics controller can be viewed as consisting of three parts as illustrated in Figure 11 A: the base address of device address space (bits 31:x), the page offset into AGP device address space (bits x:12), and the offset into the 4 KB page (bits 11:0). Note that the page offset into AGP device address space can also be used as an entry index into the GART table. Also note that the number of bits comprising the page offset into AGP device address space depends upon the size of virtual (and physical) memory allocated to AGP. For instance, it takes 13 bits to represent all of the pages in a system with 32 MB of AGP memory. The table of Figure 11B illustrates the number of bits required to represent each 4 KB page in AGP memory versus the size of the AGP memory.

[0067] System memory requires an address with the format illustrated in Figure 11A. This address consists of the base address of the 4 KB page (bits 31:12) and the offset into the 4 KB page (bits 11:0). The base address of each 4 KB page is information required by the GART table to remap corresponding device addresses. The offset into the 4 KB page is the same offset that exists in the AGP device address.

[0058] Referring now to Figure 11C, a schematic flow diagram for converting device addresses into physical addresses in a single-level address translation is illustrated. The base address of AGP device address space, along with the size of AGP memory can optionally be used by the chipset to determine if the address in the request falls within AGP device address space before remapping occurs. To remap the address, the page offset from the AGP base address is multiplied by the size of a single GART table entry (4) and added to the base address of the GART table. This provides the physical address of the required GART table entry. This entry is retrieved from the GART table, which resides in system memory. Within this GART table entry is the base address of the desired 4 KB page; a page which resides somewhere in system memory. Adding the offset into the 4 KB page to this base address yields the required physical address. Note that the offset into the 4 KB page in virtual AGP memory (bits 11:0) is equivalent to the offset into the 4 KB page in physical (system) memory.

Two-Level GART Table Translation

[0069] Two-level address translation requires two GART table lookups to remap an AGP device address to a physical address in memory (directory → page → table). The first lookup reads the GART directory entry from system memory. The GART directory entry contains the physical address of a corresponding page of GART table entries, also residing in physical memory. A second lookup is required to retrieve the appropriate GART table entry which then points to the base address of the desired 4 KB page of AGP data in the computer system physical memory.

[0070] In some designs, two-level address translation may be preferred over the single-level address translation because it is not necessary for the GART directory and 4 KB pages comprising the GART table to be contiguous. The operating system may be more likely to successfully allocate physical memory for the GART table using two-level address translation since a large block of contiguous memory is not needed. Dynamic allocation of the GART table using either single-level or two-level address translation is contemplated in the present invention.

[0071] In a system using two-level address translation, the device addresses used by the graphics controller can be viewed as consisting of four parts as illustrated in Figure 12A: the base address of AGP device address space (bits 31:x), the directory offset into AGP device address space (bits x:22), the page offset into a table entry (bits 21:12), and the offset into the 4 KB page (bits 11:0). Note that the number of bits comprising the directory offset into AGP device address space depends upon the size of AGP device address space. For instance, it takes 6 bits to represent all of the GART directory entries (64) in a system with 256 MB of AGP memory. Since each GART directory entry corresponds to 4 MB of address space (i.e. 1024 pages), each page offset can be addressed using 10 bits. The table of Figure 12B illustrates the number of bits required to represent the GART directory and page in AGP memory versus the size of AGP memory.

[0072] Referring now to Figure 12C, a schematic flow diagram for converting device addresses into physical addresses in a two-level address translation is illustrated. The base address of AGP device address space (bits 31:x), along with the size of AGP memory can optionally be used by the chipset 204 to determine if the address in the request falls within AGP device address space before remapping occurs. To remap the address, the directory offset (bits x:22) is multiplied by the size of a single GART directory entry (4 bytes) and added to the base address of the GART directory (a.k.a. - base address of 4KB page containing the directory). This provides the physical address of the required GART directory entry. The GART directory entry is retrieved from physical memory, and within this GART directory entry is the physical address to the base of the 4KB page holding the GART table entry corresponding to the request. To get the GART table entry, the page offset (bits 21:12) is multiplied by the size of a single GART table entry (4 bytes) and added to the base address of the retrieved page of the GART table. This GART table entry is then fetched from memory, and within this GART table entry is the base address of the desired 4KB page of AGP graphics data, The AGP graphics data page resides in system memory. Adding the offset into the AGP data 4 KB page (bits 11:0) base address yields the required physical address. Note that the offset into the 4 KB page in AGP device address space (bits 11:0) is equivalent to the offset into the AGP data 4 KB page in physical (system) memory.

[0073] In a two-level address translation, both a GART table and a GART directory are required. In a single-level address translation, only the GART table is necessary. The format for the GART table and use thereof are identical for both the single and the two-level address translations.

GART Table

[0074] Referring now to Figure 13, a schematic memory map of a GART table is illustrated. Each entry in the GART table is four bytes long and may comprise the following information: page base address (bits 31:12), dirty bit (bit 2), link bit (bit 1), and valid bit (bit 0). The page base address (bits 31:12) specifies the physical address of the first byte of the corresponding 4 KB page in physical memory. The bits in this field (bits 31:12) are interpreted as the twenty most significant bits of the physical address and align the associated page on a 4 KB boundary. The page base address is initialized and managed by the GART miniport driver.

[0075] Bits 11:0 may be used as flag bits to customize and characterize each associated page. The present invention allows future enhancements to the AGP Specification by utilizing these flag bits. For example, a cacheability flag bit may indicate whether the 4 KB page is cacheable, and a write combinable bit may indicate whether the 4 KB page is write combinable. More specific examples of the present invention are as follows:

[0076] Bit 2 may be used as a dirty bit. The dirty bit may indicate when the page referenced by this GART table entry has been modified.

[0077] Bit 1 may be used as a link bit. The link bit may be set and managed by the GART miniport driver. It indicates that the next GART table entry is associated with the current GART table entry. The link bit can be used by the chipset when prefetching GART table entries as part of a GART table lookup. If the link bit is set in the first GART table entry, the chipset may cache the second entry. If the link bit in the second entry is set, then the third entry may get cached. This may continue until the link bit is not set in one of the entries and can be utilized when doing a normal cache read so that no more than the necessary number of GART table entries are cached, i.e., a full cache line read is not needed. The link bit is also useful when textures overlap into contiguous 4 KB pages within AGP device address space.

[0078] Bit 0 may be used as a present flag. This present flag indicates whether the AGP data page being pointed to by the GART table entry has been reserved by the GART miniport driver. When the present flag is set, the AGP data page has been reserved in physical memory and address translation may be carried out. When the present flag is clear, the AGP data page has not been reserved in memory and the chipset must determine whether to perform the translation or generate an error (SERR#). The present flag does not necessarily indicate whether the entry actually maps to an AGP data page, but that the GART table entry has been reserved for an application by the GART miniport driver.

GART Directory

[0079] Referring now to Figure 14, a schematic memory map of entries in a GART to tory, a page of GART table entries, and the AGP memory is illustrated. The GART directory may be contained a single 4KB page residing in uncacheable physical memory. Since each GART directory entry may be 4 bytes long, 1024 GART directory entries can exist within a single 4 KB page in the computer system memory. Thus, up to 4 GB of physical memory may be addressed with a single 4 KB page size for the GART directory. To support up to 2 GB of AGP device address space only 512 GART directory entries are required. Bits 31:0 contain the base address (offset = 0) of the GART directory entry's corresponding page of the GART table, which may also reside in physical memory.

[0080] GART table size is a function of the amount of AGP memory required by the system. In a system using a single-level address translation, size is computed using the following equation:

Where

15

20

25

AGP Memory Required = The amount of system memory dedicated to AGP Page Size = Standard page size in system memory GART Entry Size = The size of a single entry in the GART table

[0081] Note that this equation computes maximum GART table size based upon the amount of AGP device address space reserved. The amount of actual GART table memory reserved may depend upon the operating system.

[0082] In a two-level address translation, an additional 4 KB page (4096 bytes) is required for the GART directory. In a system using the two-level address translation, size is computed using the following equation:

[0083] Referring to Figure 15, a table showing the correlation between allocated AGP memory and the maximum size of the GART table is illustrated. For clarity only, implementations of GART tables based upon AGP memory requirements of 32 MB, 64 MB, 128 MB, 256 MB, 512 MB, 1 GB, and 2 GB are illustrated, however, any AGP memory size may be accommodated and is contemplated to be within the scope of the present invention. Note that the two-level translation requires one additional 4 KB page for its directory.

AGP Logical Architecture

[0084] Referring now to Figure 16, a functional block diagram of the AGP chipset 204 according to the present invention is illustrated. The AGP chipset 204 performs two main functions: Host to PCI Bridge functions (function 0) and PCI to PCI bridge functions (function 1). The Host to PCI bridge is the standard interface generally found in a PCI-based core logic. The PCI to PCI bridge is used to facilitate the configuration of the AGP port without changing existing bus enumeration code. Each of these functions has its own configuration registers, which reside in its own PCI configuration header type as required by the PCI 2.1 Specification. These configuration registers are listed in Figures 17A and 18A, respectively, and more detailed register bit information for the AGP specific registers are listed in Figures 17B, 17C and 18B-18M. Note that the AGP chipset implements the New Capabilities mechanism as more fully described in the Engineering Change Notice ("ECN") entitled "Addition of 'New Capabilities' Structure," dated May 20, 1996, and is herein incorporated by reference. The New Capabilities structure is implemented as a linked list of registers containing information for each function supported by the device. The AGP registers are included in the linked list.

[0085] The PCI-PCI bridge 320 function need not be a fully functional PCI-PCI bridge. It need only allow memory write transactions that originate on the PCI bus 109 to be forwarded to the AGP bus 207. It does not have to do AGP to PCI memory write transactions. Nor does it have to do other PCI commands such as, for example, I/O (read and write), configuration (read and write), and memory read (memory read, memory read line, memory read multiple), special cycles and interrupt acknowledge to cross the interface. These limitations only apply to the PCI-AGP and AGP-PCI interface. All Host to AGP and Host to PCI commands are supported by the present invention.

[0086] AGP compliant masters have certain memory requirements that must be placed in the system memory map using the Memory Base, Memory Limit, Prefetchable Memory Base, and Prefetchable Memory Limit registers found at offsets 20h, 22h, 24h, and 26h respectively. Host-to-PCI (Function 0) and PCI-to-PCI (Function 1) device ID's also may be different to accommodate Microsoft's policy regarding device drivers for multifunction devices. The following

50

set of registers, described below, preferably are registers that may be required to implement an AGP compliant core logic chipset according to the present invention.

Host to PCI Bridge

5

10

20

30

35

40

50

[0087] Referring to Figure 17A, a schematic table of registers for the host to PCI bridge 306 function, according to an embodiment of the present invention, is illustrated. A Base Address Register 0 (BARO) 1702 is used by system BIOS memory mapping software to allocate AGP device address space for the AGP compliant master. Figure 17B illustrates the functional description of the bits used in this register. System BIOS determines the size and type of address space required for AGP implementation by writing all ones to BARO 1702 and then reading from the register. By scanning the returned value from the least-significant bit of BARO 1702 upwards, BIOS can determine the size of the required address space. The binary-weighted value of the first one bit found indicates the required amount of space. Once the memory has been allocated by BIOS, the base address of the AGP device address space is placed in bits 31:4 of this register. This register also contains information hard-wired to indicate that this is prefetchable memory range that can be located anywhere in 32-bit address space. Any other means for determining the required AGP device address space may also be used and is contemplated herein.

[0088] Accesses to a PCI device's configuration space are relatively slow. In the Intel x86 based computer systems, one PCI register access requires two I/O cycles: one to the PCI address register (address CF8h) and the other to the PCI data register (address CFCh). Processor related I/O cycles are also slower than memory cycles. Therefore, in the present invention, a Base Address Register 1 (BAR1) 1704 may be used by the GART miniport driver to access memory-mapped AGP control registers. Figure 17C illustrates the functional description of the bits used in this register. System BIOS determines the size and type of address space required by the AGP memory-mapped control registers by writing all ones to BARI 1704 and then reading from the register. By scanning the returned value from the least-significant bit of BARI 1704 upwards, BIOS can determine the size of the required memory address space. The binary-weighted value of the first one bit found indicates the required amount of space. Once the memory has been allocated by BIOS, the base address of the AGP memory address space is placed in bits 31:4 of this register. This register also contains information hard-wired to indicate that this is non-prefetchable memory range that can be located anywhere in 32-bit address space. Any other means for determining the required memory address space may also be used and is contemplated herein.

PCI to PC! Bridge

[0089] Referring to Figure 18A, a schematic table of registers for the PCI to PCI bridge 320 (function 1), according to an embodiment of the present invention, is illustrated. A Command Register 1806 provides coarse control over the PCI-to-PCI bridge 320 function within the core logic chipset 204. This register controls the ability to generate and respond to PCI cycles on both the AGP bus 207 and PCI bus 109. Figure 18B illustrates the functional description of the bits used in the Command Register 1806.

[0090]. A Status Register 1808 provides course status of the PCI-to-PCI bridge 320 function within the core logic chipset 204. Figure 18C illustrates the functional description of the bits used in the status register 1808. The Status Register 1808 is included in this specification to emphasis that the Capabilities Pointer Supported bit (bit 4) should be set to 11in a host bridge compliant with implementation of the present invention. When a status bit is set, the bit is cleared using standard procedures as specified by the PCI Specification (i.e. - write a "1" to the bit).

[0091] A Secondary Status Register 1810 is similar in function and bit definition to the status register 1808 (Offset 06h) however its bits reflect status conditions of the secondary side of the PCI-to-PCI bridge 320 interface connected to the AGP bus 207. Figure 18D illustrates the functional description of the bits used in the Secondary Status Register 1810. Aside from the redefinition of bit 14 as defined in the PCI-to-PCI bridge specification, the 66Mhz capable bit (bit 5) has been redefined for AGP. When a status bit is set, the bit is cleared using standard procedures as specified by the PCI Specification (i.e. - write a "1" to the bit).

[0092] A Memory Base Register 1812 is used by the computer system BIOS memory mapping software to store the base address of the non-prefetchable address range used by the AGP master (graphics controller). Figure 18E illustrates the functional description of the bits used in the Memory Base Register 1812. System BIOS bus enumeration software allocates a block of physical memory above the top of memory (TOM) based upon the requirements found in the AGP master's base address register (BAR). The BIOS places the base address of the block of memory in this register. It also places the address of the top of the address range in a Memory Limit Register 1814. Given this information, the core logic chipset 204 can use these two addresses to decode cycles to the AGP master's non-prefetchable memory space. This non-prefetchable memory is where the master's control registers and FIFO-like communication interfaces are mapped. The memory address range may reside on 1 MB boundaries.

[0093] The Memory Limit Register 1814 is used by the computer system BIOS memory mapping software to store

the top address of the non-prefetchable address range used by the AGP master (graphics controller). Figure 18F illustrates the functional description of the bits used in the Memory Limit Register 1814. System BIOS bus enumeration software allocates a block of physical memory above the top of memory (TOM) based upon the requirements found in the master's base address register (BAR). BIOS places the top address of the block of memory in this register. It also places the address of the base of the address range in the Memory Base Register 1812.

[0094] A Prefetchable Memory Base Register 1816 is used by the computer system BIOS memory mapping software to store the base address of the prefetchable address range used by the AGP master graphics controller). Figure 18G illustrates the functional description of the bits used in the Prefetchable Memory Base Register 1816. System BIOS bus enumeration software may allocate a block of memory addresses above the top of memory (TOM) based upon the requirements found in a master's base address register (BAR), or may use a look-up table to determined the block of memory addresses based upon the type of AGP device indicated in its configuration registers (see Figure 22A). BIOS places the base address of the block of memory in the Prefetchable Memory Base Register 1816. It also places the address of the top of the address range in a Prefetchable Memory Limit Register 1818. Given this information, the core logic chipset 204 can use these two addresses to decode cycles to the AGP master's prefetchable memory space. This prefetchable memory is where the graphics controller's Local Frame Buffer 208 is mapped. The memory address range may reside on 1 MB boundaries.

[0095] The Prefetchable Memory Limit Register 1818 is used by the computer system BIOS memory mapping software to store the top address of the prefetchable address range used by the AGP master (graphics controller). Figure 18H illustrates the functional description of the bits used in the Prefetchable Memory Limit Register 1818. System BIOS bus enumeration software allocates a block of memory addresses above the top of memory (TOM) based upon the requirements found in the AGP master's base address register (BAR), or may use a look-up table to determined the block of memory addresses based upon the type of AGP device indicated in its configuration registers (see Figure 22A). BIOS places the top address of the block of memory in this register. It also places the address of the base of the address range in the Prefetchable Memory Base Register 1816. Given this information, the core logic chipset 204 can use these two addresses to decode cycles to the AGP master's prefetchable memory space. This prefetchable memory is where the graphics controller's Local Frame Buffer is mapped. The memory address range may reside on 1 MB boundaries.

[0096] A Capabilities Pointer Register 1820 provides an offset pointer to the first function supported by this device, in accordance with the New Capabilities mechanism as described by PCI 2.1 Specification (reference: ECN defining "New Capabilities"). Figure 18I illustrates the functional description of the bits used in the Capabilities Pointer Register 1820. AGP is a function supported by the New Capabilities ECN Specification.

[0097] An AGP Capability Identifier Register 1822 identifies this function in the capabilities list to be the AGP function. Figure 18J illustrates the functional description of the bits used in the AGP Capabilities Capability Register 1822. It also provides a pointer to the next function in the capabilities list and cites the AGP Specification revision number conformed to by the AGP device.

[0098] An AGP Status Register 1824 provides status of AGP functionality for the AGP device. Figure 18K illustrates the functional description of the bits used in the AGP Status Register 1824. Information reported includes maximum request queue depth, sideband addressing capabilities, and transfer rates. The AGP Status Register 1824 is a read only register. Writes have no affect and reserved or unimplemented fields return zero when read.

[0099] An AGP Command Register 1826 allows software to enable sideband addressing, enable AGP, and set the AGP transfer rate. Figure 18L illustrates the functional description of the bits used in the AGP Command Register 1826. [0100] An AGP Device Address Space Size Register 1828 determines the size of AGP Device Address Space to be allocated by system BIOS. Figure 18M illustrates the functional description of the bits used in the AGP Device Address Space Size Register 1828. The AGP Device Address Space Size Register 1828 also may determine whether an AGP device is valid in the computer system.

[0101] Referring now to Figure 19A, a schematic table of memory-mapped registers, according to an embodiment of the present invention, is illustrated. The chipset's memory-mapped control registers illustrated in Figure 19A are accessed via the address residing in BAR1 1704 (Figure 17A) in the Host to PCI bridge 306 (function 0) configuration header (offset 14h). This address is determined and written to the BAR1 1704 by system BIOS. The registers within this system memory 106 space may be used by the GART miniport driver to control AGP functionality within the chipset 204 during run-time. An advantage of storing information in the system memory-mapped registers is that the processor 102 accesses these memory mapped registers with memory accesses, its fastest mechanism for data retrieval. This may be important for the run-time accessible registers like the cache control registers (not illustrated).

[0102] A Revision ID Register 1902 is provided so that the GART miniport driver can identify the format and features provided by the chipset specific AGP control registers. Figure 19B illustrates the functional description of the bits used in the Revision ID Register 1902.

[0103] A GART Capabilities Register 1904 defines the GART features supported by the core logic chipset. Figure 19C illustrates the functional description of the bits used in the GART Capabilities Register 1904.

[0104] An AGP Feature Control Register 1906 enables the GART features supported by the chipset 204. Figure 19D illustrates the functional description of the bits used in the AGP Feature Control Register 1906.

[0105] An AGP Feature Status Register 1908 is used to record status information for AGP and GART related events. Figure 19E illustrates the functional description of the bits used in the AGP Feature Status Register 1908. A bit is reset whenever a logic "1" is written to that bit.

[0106] A GART Table/Directory Base Address Register 1910 provides the physical address for the GART table/ directory in system memory. Figure 19F illustrates the functional description of the bits used in the GART Table/Directory Base Address Register 1910. In systems using single-level address translation, this register corresponds to the base address of the GART table. In systems using two-level address translation, this register corresponds to the base address of the GART directory. This register is initialized by the GART miniport driver whenever memory for the GART table/directory is allocated. Refer to the Software Specification description hereinbelow for a more detailed description of GART table memory allocation.

[0107] A GART Directory/Table Cache Size Register 1912 identifies the maximum number of entries which can be cached by the core logic chipset in the GART directory and the GART table caches. Figure 19G illustrates the functional description of the bits used in the GART Directory/Table Cache Size Register 1912.

[0108] A GART Directory/Table Cache Control Register 1914 provides software with a mechanism to invalidate the entire GART directory and table caches, therefore maintaining coherency with the GART directory and table in system memory. Figure 19H illustrates the functional description of the bits used in the GART Directory/Table Cache Control Register 1914. In systems using a single-level address translation, this register only applies to the GART table cache. In systems using two-level address translation, this register applies to both the GART directory cache and the GART table cache.

[0109] A GART Table Cache Entry Control Register 1916 is used by software to update/invalidate a specific GART table cache entry. Figure 19I illustrates the functional description of the bits used in the GART Table Cache Entry Control Register 1916. When the GART miniport driver receives a call to update/invalidate entries in the GART table, it is required to maintain coherency of the GART table cache. If the updated/invalidated entry is not present in the GART cache, the invalidate function will have no effect. The GART miniport driver must perform 32 bit write accesses to this register only.

[0110] A Posted Write Buffer Control Register 1918 gets set by the GART miniport driver to flush the chipset's processor to memory posted write buffers. Figure 19J illustrates the functional description of the bits used in the Posted Write Buffer Control Register 1918. This is necessary during mapping of a GART table entry. When the processor writes a valid entry to the GART table, the data can get placed in the chipset's posted write buffers. If the graphics controller tries to access the GART table entry that is posted, the entry will not be valid and an error occurs. A similar problem occurs when the processor clears a GART table entry. If the data gets posted and the graphics controller tries to access that GART table entry, the returned data may be corrupt.

[0111] An AGP Bus Utilization/Bandwidth/Latency Command Register 1920, illustrated in Figure 19K, controls the AGP bus utilization, bandwidth, and latency counters in the core logic chipset 204. There may be three 32-bit counters provided to measure the AGP bus utilization, bandwidth, and latency. Each base 32-bit counter is clocked (incremented) using the 66 MHz AGP clock, which will count for 60 seconds. To measure utilization, bandwidth, or latency, the value in the utilization counters after the base counter expires should be multiplied by 15 ns and divided by 60. The utilization, bandwidth, and latency counters can be initialized and enabled using this register. A clear utilization register bit clears all the counters. AGP Bus Utilization, Bandwidth, and Latency Registers 1922, 1924 and 1926, respectively, illustrated in Figures 19L-19N, are counters which may be independently started by setting the corresponding portion bits in the AGP Bus Utilization/Bandwidth/Latency Command Register 1920. The counting continues in the counters of the AGP Bus Utilization, Bandwidth, and Registers 1922, 1924 and 1926, until the corresponding bits in the AGP Bus Utilization/Bandwidth, and Register 1920 are cleared to a logic "0".

[0112] The AGP Bus Utilization Register 1922 holds the AGP bus utilization counter value which is incremented every AGP bus clock when the AGP AD[31:0] bus is active with either one of the transactions illustrated in Figure 19L. [0113] The AGP Bus Bandwidth Register 1924 holds the AGP bus bandwidth counter value which is incremented in every AGP bus clock when the AGP AD[31:0] bus is active as illustrated in Figure 19M.

[0114] The AGP Bus Latency Register 1926 holds the AGP bus latency counter value which is incremented for every AGP bus clock that expires while the chipset is processing a particular AGP read request. The AGP bus latency counter value represents the time it takes to process an AGP transaction starting at the time the read request is enqueued and completing when the first quad word is data is returned to the master. Preferably, the core logic chipset 204 tracks a particular AGP read request starting from the time it is enqueued and ending when the first quad word of data is returned to the AGP master.

GART Table Caching and Prefetching

[0115] Latency of AGP cycles would suffer greatly if each AGP request required a GART table/directory lookup. In a system using single-level address translation, a GART table entry fetch from memory adds a minimum of 16 AGP clocks (66 MHz) to an AGP request. This gets worse when the additional time required to arbitrate for the memory bus and time for refresh cycles is taken into account. It is preferred to cache (save) GART table entries to prevent this problem and improve performance. This is illustrated in Figure 20. Likewise, it is also preferred to cache both GART table and GART directory entries in systems using two-level address translation. Since each GART directory entry covers 4 MB of address space, the GART directory cache need not be as big as the GART table cache.

[0116] The need for GART caching becomes more evident when it is understood that the minimum AGP request size is 8 bytes of data. As a worst case, 512 AGP requests could access the same 4 KB page in physical memory. By fetching and caching the necessary GART table and directory entries to service the first request, the next 511 requests would not require a GART table or directory lookup. Thus, caching a single entry greatly improves performance. Note, this assumes textures reside contiguously in physical memory and span 4 KB pages. Increasing the cache size will further improve system performance.

[0117] Graphics controllers typically will identify four streams, at minimum, that will be accessing AGP memory via the GART table: CPU, video, textures, and command lists. Given this, a preferred embodiment of an AGP graphics controller 204 will have, at minimum, a four-way set associative GART table cache to prevent thrashing. In systems with two-level address translation, the GART directory cache should preferably have at least four entries, one for each stream.

[0118] Prefetching GART table entries also may improve performance. Prefetching occurs when the chipset retrieves the next GART table entry while fetching the GART table entry required to service the current AGP request. This entry is cached along with past GART table entries. Overhead for prefetching this extra entry is negligible considering that each GART table entry is 4 bytes wide while the typical memory data bus is 8 bytes wide; meaning that two GART table entries are retrieved with a single request. In addition, some chipsets burst an entire cache line (eight bytes) when reading data from memory. In this case seven GART table entries could easily be prefetched. Prefetching GART table entries is illustrated in Figure 21.

Core Logic Chipset Data Coherency

30

[0119] The core logic chipset 204 will preferably ensure that read accesses from the AGP bus 207 are coherent with write accesses from the host processor bus 103, so long as both devices are accessing AGP memory through the AGP device address range. For example: a read request from the AGP bus 207 will pull out the most recently written data from the host bus 103, provided both data transfers use the AGP device address space (GART table translation). The device address range should preferably be marked uncacheable in the host processor 102. This ensures that the core logic chipset 204 does not need to snoop the host processor 102 cache(s) for each AGP stream access on the AGP bus 207. If the host processor accesses AGP memory directly, outside the virtual graphics address range, the host processor will most likely have this region marked as writeback cacheable, and will cache these accesses. Since the core logic chipset does not snoop the host processor caches for AGP stream accesses on the AGP bus, coherency problems may occur.

[0120] The core logic chipset 204 preferably ensures that read accesses from the host bus 103 and the PCI bus 109 are coherent with AGP stream write accesses on the AGP bus 207 by use of the AGP Flush Command only. Once an AGP Flush Command is retired on the AGP bus 207, all previously retired AGP write data will become available to devices on the host and PCI buses 103 and 109, respectively. Without the use of the AGP Flush Command, coherency problems may occur.

AGP Graphics Controller

[0121] In conjunction with the preferred embodiments of the present invention, an AGP graphics controller may preferably be implemented in accordance with the following specification:

[0122] Issue AGP requests on cache line boundaries to improve performance. The core logic chipset is typically optimized for cache line transfers in and out of memory. If the AGP master requests read data and the transaction size crosses a cache line boundary, two cache line memory reads are required to fetch the data. This is inefficient; particularly when the master runs back-to-back cache line reads off cache line boundaries. The inefficiency due to non-cache line aligned transactions is minimized as the size of the request increases.

[0123] AGP requests may range in size from 8 bytes to 32 quad words (QW) for reads and up to 8 QW for writes. This means it is impossible for the graphics controller to issue all requests on cache line boundaries. It is preferred that the chipset perform combined reordering of reads to minimize the performance impact of requests less than 4 QW

in size.

[0124] Issue cache line or multiple cache line sized AGP requests to improve performance. The core logic chipset is typically optimized for 32 byte (cache line) accesses to main system memory. Whenever possible, an AGP compliant master preferably may perform 32 byte address aligned accesses with data transfer lengths, which are multiples of 32 bytes. This may maximize bandwidth between main system memory and the AGP bus.

[0125] Use SBA request queuing mechanism instead of PIPE. A preferred host bridge AGP target request queue is capable of holding multiple requests. In order to maximize target efficiency, the request queue should preferably be kept as full as possible. This is preferably accomplished using sideband request enqueueing in order to take advantage of the AGP 2X mode and also to avoid AD bus arbitration overhead.

[0126] If the graphics controller 210 can generate PCI cycles, implement the PCI Cache Line Size register (configuration space offset 0Ch) and use the most efficient PCI write and read commands possible. Pentium Pro systems use a cache line size of 32 bytes, so preferably at least this size should be supported.

[0127] The Memory Write and Invalidate (MWI) command helps write burst performance, especially on Pentium Probased systems where the CPU cache snoop overhead is high. It allows the host bridge to ignore CPU cache writeback data; once the CPU recognizes the snoop address, the host bridge can write data from the PCI stream into memory. This command is preferred so as to burst multiple cache lines without disconnects.

[0128] The Memory Read Line (MRL) and Memory Read Multiple (MRM) commands cause the host bridge to prefetch additional cache lines from memory. This speeds up read bursts, allowing bursts to continue without disconnects in a larger number of situations. Without these commands, CPU cache snoops hold up bursts. Prefetching hides the snoop time during the previous cache line data transfers.

[0129] Referring now to Figure 22A, a schematic table of the AGP graphics controller 210 configuration registers, according to an embodiment of the present invention, is illustrated. The AGP configuration registers in the graphics controller 210 contain information needed to configure AGP bus parameters for the AGP master. A Capabilities Pointer Register 2202 provides an offset pointer to the first function supported by this device in accordance with the New Capabilities mechanism as described by the PCI 2.1 Specification (reference: ECN defining "New Capabilities"). AGP is a function supported by the New Capabilities. Figure 22B illustrates the functional description of the bits used in the Capabilities Pointer Register 2202.

[0130] An AGP Capability Identifier Register 2204 identifies this function in the capabilities list to be the AGP function. Figure 22C illustrates the functional description of the bits used in the AGP Capability Identifier Register 2204. The AGP Capability Identifier Register 2204 also provides a pointer to the next function in the capabilities list and cites the AGP Specification revision number conformed to by this device.

[0131] An AGP Status Register 2206 provides status of AGP functionality for this device. Figure 22D illustrates the functional description of the bits used in the AGP Status Register 2206. Information reported includes maximum request queue depth, sideband addressing capabilities, and transfer rates. This AGP status register is preferably a read only register. Writes have no affect and reserved or unimplemented fields return zero when read.

[0132] An AGP Command Register 2208 allows software to enable sideband addressing, enable AGP, and set the AGP transfer rate. Figure 22E illustrates the functional description of the bits used in the AGP Command Register 2208. These bits are set by the operating system during initialization.

40 AGP Latency

[0133] Intel's AGP Specification version 1.0 does not specify latency for AGP cycles. For the purpose of disclosing the present invention, AGP latency is defined as the number of AGP bus clocks (66 MHz) occurring from the time a single request is enqueued until the first double word of data (for the corresponding request) is presented to the AGP master. Latency begins when the request gets placed by the AGP master on either the AD or the SBA buses (depending upon which AGP addressing scheme is being used) and PIPE# or SBA (respectively) is active. Latency terminates when TRDY# is active and the first double word of data for the corresponding request is placed on the AD bus. Latency is defined only in terms of AGP read cycles because write cycles get posted in the core logic chipset 204. Figure 23 illustrates expected latencies for best, typical, and worst cases.

[0134] Best case latency may be computed by assuming a GART cache hit and a memory subsystem page hit while retrieving the targeted data (i.e. - no precharge). It also assumes that the AD bus is available, the request is aligned on a cache line, and the core logic chipset memory bus arbiter grants the AGP request access to the memory bus immediately. CAS# latency used in the computation is 2 clocks.

[0135] Typical latency assumes the AD bus is available immediately, the request is aligned on a cache line, a GART cache hit, and a memory subsystem page miss (i.e. - precharge and activate required). In this case, the AGP request must wait for a pending processor to memory or PCI bus to memory cycle to complete before being granted the memory bus by the arbiter. Precharge and activate penalties are included. CAS# latency used in the computation is 2 clocks.

[0136] Worst case latency assumes the AD bus is available immediately, the request is aligned on a cache line

boundary, a GART cache miss (i.e., GART table entry lookup required), and a page miss (i.e., precharge and activate required). In this case, the GART table entry lookup must wait for a pending processor to memory or PCI to memory cycle to complete before being granted the memory bus. Once the memory bus is available, the chipset performs the GART table entry read. The AGP request must then wait for another processor or PCI to memory cycle and a refresh cycle to complete before being granted the memory bus. Once access to the memory bus is granted, the AGP data is read from memory. Precharge and activate penalties are included. CAS# latency used in the computation is 2 clocks.

Software Description

[0137] Key components of the AGP software architecture include System BIOS, the chipset miniport driver, the operating system, and the graphics or Direct Draw driver. These components are required to initialize and control the AGP and GART table functions within the chipset and graphics controller as illustrated in Figure 18A. The disclosure hereinafter discusses the principal AGP software components. It primarily examines both the system BIOS and the GART miniport driver. It briefly describes the operating system/API and the graphics controller driver as applied to AGP.

System BIOS

15

20

30

35

45

50

55

[0138] During boot, System BIOS power-on self-test (POST) performs the following AGP functions: 1) Enables the core logic chipset's AGP error reporting and 2). May configure the core logic chipset with size of AGP device address space (optional). Each of these functions is described in more detail below.

Enabling Error Reporting

[0139] When the graphics controller attempts to access a page in AGP memory that is not valid, the chipset can either ignore the failure and continue processing or generate SERR#. Because this feature is platform specific, system BIOS is responsible for setting the appropriate registers (as opposed to GART miniport driver). It configures the system to generate SERR# upon AGP failure using the following algorithm:

1. System BIOS first determines if AGP error reporting is supported by reading the chipset's Valid Bit Error Reporting Supported bit (bit 0) in the AGP Capabilities register 1904 (see Figures 19A and 19C). When this bit is set to 1, the chipset is capable of generating SERR# when the graphics controller attempts to access an invalid page in AGP memory.

If generating SERR# is supported, the chipset can enable SERR# generation by setting the Valid Bit Error Reporting Enable bit (bit 0) in the AGP Feature Control register 1906 to 1 (see Figures 19A and 19D). Setting this bit to 0 will cause the system to ignore the failure and continue processing the request.

Configuring Size of AGP Device Address Space

[0140] To reuse existing bus enumeration code and to optimize the amount of virtual and physical memory allocated to AGP, system BIOS can configure the read/write attributes in Base Address Register 0 (BAR0) 1702 in the chipset's Host-PCI bridge configuration header (function 0) (see Figure 17A) prior to execution of the bus enumeration code; assuming the core logic chipset supports this feature. System BIOS uses the following algorithm to do this:

- 1. Prior to bus enumeration/memory mapping software, determine the make and model of the AGP graphics controller installed in the system. Based upon the graphics controller, BIOS can determine the amount of memory required by AGP.
- 2. Using size obtained in step 1, set appropriate size in VAS Size bits (bits 2:1) of AGP Device Address Space Size register 1828 accessed in the chipset's PCI-PCI bridge configuration header (function 1) (see Figures 18A and 18M). When bits 2:1 are modified, the chipset will automatically adjust the read/write attributes in BARO 1702 of the Host-PCI bridge configuration header (function 1) to reflect the amount of desired memory (see Figures 17A and 17C).

If no AGP device was found then set the AGP Valid bit in AGP Device Address Space Size register to 0 to indicate AGP is invalid. The chipset will automatically update BAR0 1702 of the Host-PCI bridge configuration header to indicate no memory is required for AGP. The PCI-PCI bridge (function 1) capabilities pointer will be set to point to the next item in the linked list or null if there is no other item.

- 4. Bus enumeration code will find the requested size in BAR0 1702 and allocate (as required) this memory in the memory map. The base address of the block of AGP device address space will be placed in BAR0 1702 and will reside on a 32-MB boundary.
- [0141] Implementation of the AGP Device Address Space Size register is chipset specific. BIOS must know if its core logic chipset supports configuration of AGP device address space size. If not, then the AGP device address space size is hard coded in BAR0 1702 of the Host-PCI bridge configuration header and no action is required by BIOS.

GART Miniport Driver

.

10

15

30

35

40

.50

55

[0142] The GART miniport driver (hereinafter "GART MPD" or "MPD") of the present invention is used by the operating system software to perform the following functions:

- Initializes GART capabilities within the chipset.
- Creates and initializes the GART table.
 - Reserves GART table entries.
 - Maps GART table entries with allocated 4 KB pages in physical memory.
 - Flushes pages in the L1/L2 cache.
- Unmaps GART table entries and maintains GART cache and link bit coherency.
- Frees GART table entries.
 - · Terminates GART translation upon exit.

[0143] Each of these functions is described in more detail below. Services provided by the GART miniport driver are illustrated in Figures 25A-25F. Services available to the GART miniport driver are illustrated in Figures 26A and 26B. For more information on these services reference is made to Microsoft's AGP Software Functional Specification. The Microsoft AGP Software Functional Specification is available from Microsoft Corporation, Redmond, Washington, and is hereby incorporated by reference.

Initializing GART Capabilities

[0144] Upon receipt of the PCIMPInit() call from the operating system, the GART miniport driver (MPD) performs the following functions to initialize GART functionality in the chipset:

- 1. MPD reads the pointer to AGP Device Address Space from BAR 0 in the chipset's Host-PCI bridge configuration header. This pointer points to the base of AGP Device Address Space. The MPD stores this pointer.
- 2. MPD reads the Device Address Space Size field (bits 2:1) from the chipset's AGP Device Address Space Size register located in the chipset's PCI-PCI bridge configuration header. This field provides the MPD with the amount of device address space allocated to AGP. The MPD stores this value for later use. In a preferred embodiment of the present invention, this value may be 32 MB, 64 MB, 128 MB, 256 MB, 512 MB, 1 GB, or 2 GB.
- 3. MPD gets pointer to AGP memory mapped control registers from Base Address Register 11(BARI offset 14h) in the chipset's Host to PCI bridge configuration header. This pointer is stored for later use. The MPD also stores the location of the GART table Base Address Register. This register resides at offset 04h in the GART table's memory mapped space.
- 4. MPD gets pointer to AGP memory mapped control registers from Base Address Register 1 (BARI offset 14h) in the chipset's Host to PCI bridge configuration header. Using this pointer, MPD enables the GART table cache by setting the GART Cache Enable bit (bit 3) in the AGP Feature Control Register (offset 02h from pointer) to a 1. It is now up to the GART MPD to maintain GART cache coherency.
- 5. MPD gets pointer to AGP memory mapped control registers from Base Address Register 1 (BARI offset 14h) in the chipset's Host to PCI bridge configuration header. Using this pointer, MPD reads the GART Entry Linking Supported bit (bit 1) in the AGP Capabilities register (offset 01h from pointer) to determine if this chipset supports linking. If the chipset supports linking, the MPD sets the GART Entry Linking Enable bit (bit 1) in the AGP Feature Control register (offset 02h from pointer) to a 11to enable the linking/prefetching function. It is now up to the MPD to set link bits as required.

Allocating and Initializing the GART Directory/Table

5

10

15

25

30

35

45

50

55

[0145] Following AGP initialization and upon receipt of the PCIMPReset() call from the operating system, the chipset miniport driver (MPD) performs the following functions to (re)create and initialize the GART directory/table:

1. MPD allocates "n" 4 KB pages of system memory for the GART table by calling the operating system using the PCIAllocatePages() command. The MPD must determine "n", how many pages to allocate based upon the number of pages of system memory available (provided by the operating system in the PCIMPReset call) and the amount of AGP device address space allocated by system BIOS (reference BAR0 in the chipset's Host-PCI bridge configuration header). Note that systems using two-level address translation must have an additional entry allocated for the GART directory.

As disclosed above, the AGP implementation of the present invention supports two types of address translation: one-level address translation (page \rightarrow table) and two-level translation (directory \rightarrow table \rightarrow page). In systems using a single-level address translation, the GART must be allocated as a single, contiguous block of memory. When using the PCIAllocatePages() service, the MPD must set the PageContig flag to request contiguous pages from the operating system. Preferably, the GART table memory allocation will be performed immediately following operating system startup to ensure that the required contiguous memory will be available. In systems using two-level address translation, the GART table need not be contiguous.

20 [0146] The MPD sets the PageZeroInit flag in the PCIAllocatePages() service so the operating system will fill the allocated pages with zeros; thus initializing the GART directory/table.

[0147] To maintain L1/L2 cache coherency, the MPD sets the MP_FLUSHES_L2_CACHE flag to indicate the operating system should flush the L1 and L2 caches.

- 2. In response to the PCIAllocatePages() call, the operating system returns NULL if the request failed or the linear address of the GART table if the call was successful. This linear address is saved for future use by the MPD. The MPD must also convert this linear address to a physical address using the PCILinToDev() command. The MPD then gets the pointer to AGP memory mapped control registers from Base Address Register 1 (BAR1 offset 14h) in the chipset's host to PCI bridge configuration header. Using this pointer, MPD writes the base (physical) address for the first 4 KB page allocated to the AGP GART Base Address register (offset 04h from pointer) in the chipset's AGP memory mapped space. In systems using single-level translation, this first entry represents the base of the GART table. In systems using two-level translation, this first entry is the base of the GART directory.
- 3. In systems using a two-level address translation, the MPD must "walk" the returned linear address range, determine the physical address of each 4 KB page just allocated, and write the physical address for the start of each 4 KB page to its corresponding GART directory entry. This fills in the GART directory.

Reserving GART Table Entries

- 40 [0148] During run-time and upon receipt of the PCIMPReserveEntries() call from the operating system, the chipset miniport driver (MPD) performs the following functions to reserve GART table entries for the operating system:
 - 1. The MPD searches the GART table to find "n" available contiguous entries; where "n" is the number of 4 KB pages requested by the operating system in the PCIMPReserveEntries() call. Upon finding the contiguous entries, the MPD reserves these entries for the operating system by setting the valid bit (bit 0) in each GART table entry.
 - 2. The MPD then returns a map handle, which is the linear address of the first GART table entry reserved. This map handle is used later by the MPD to map and maintain GART table entries. Note that the map handle corresponds to the base address of the corresponding page in AGP device address space.

Mapping GART Table Entries

- [0149] After GART table entries have been reserved and upon receipt of the PCIMPMapEntries() call from the operating system, the chipset miniport driver (MPD) performs the following functions to map previously allocated 4 KB pages in physical memory with reserved GART table entries:
 - 1. The MPD converts the system linear address provided by the PCIMPMapEntries() call into a physical address using the FCILinToDevO command. The resulting address represents the base address of the particular 4KB page

in physical system memory. Note, the noncontiguous 4 KB pages in physical address space appear to the processor in system linear address space as contiguous.

- 2. The MPD writes the resulting physical address to the particular GART table entry indexed by the map handle. This map handle is obtained while reserving GART table entries and is passed to the MPD by the operating system. The map handle is a linear address to the respective GART table entry. Since the pages reside on 4 KB boundaries, bits 31:12 are written to bits 31:12 in the GART table entry.
- 3. If linking is supported in the system, the link bit (bit 1) is set as required in the corresponding entry by the MPD. The link bit indicates that the next GART table entry is associated with the current GART table entry. When mapping "n" entries with linking enabled, the link bit should be set in entries 1 through n-1. For example, when mapping 8 entries as a result of the PCIMPMapEntries() call, it is assumed that all 8 entries are associated. Setting the link bit for entries 1 through 7 will allow entries 2 through 8 to be prefetched and cached in the GART table cache. Note, this assumes chipset burst memory accesses during GART table lookups.
- 4. Repeat steps 1-3 "n" times, where "n" is the number of pages that need mapping. Note that the map handle and the system linear address must be incremented during each iteration.
- 5. Upon completion of steps 1-4, MPD gets a pointer to AGP memory mapped control registers from Base Address Register 11(BAR1 offset 14h) in the chipset's Host to PCI bridge configuration header. Using this pointer, MPD flushes the chipset's Host-Memory posted write buffers setting the Flush Posted Write Buffers bit (bit 0) in the Posted Write Buffer Control Register (offset 14h) to a 1. This bit gets reset to 0 by the chipset upon completion. The MPD does not have to poll this bit to verify completion of the flush. Instead, it performs a read-back of the last entry that was written to the GART table. Completion of the flush is guaranteed before the data is returned from the read-back.

Flushing L1/L2 Caches

5

10

15

20

25

35

45

50

55

- [0150] Immediately following mapping GART table entries and upon receipt of the PCIMPFlushPages() call from the operating system, the chipset miniport driver (MPD) performs the following functions to flush specific pages in the L1/L2 caches:
 - 1. MPD flushes the L1 cache using the processor's CR3 register.
 - MPD flushes the specific pages from L2 cache, if possible. If the MPD is incapable of flushing a specific L2 page, then it should not flush the entire L2 cache. Instead it should do nothing.

Unmapping GART Table Entries and Maintaining GART Cache and Link Bit Coherency

- [0151] During run-time and upon receipt of the PCIMPUnMapEntries() call from the operating system, the chipset miniport driver (MPD) performs the following functions to unmap GART table entries while maintaining GART cache coherency:
 - 1. Using the map handle provided by the PCIMPUnMapEntries() call as a linear address into the GART table, the MPD initializes the indexed GART table entry (excluding valid bit) to some invalid state. The valid bit remains valid to indicate that this entry is still reserved for the application.
 - 2. If GART caching is enabled, the MPD must invalidate either the particular cached entry or the entire GART cache. To invalidate a particular GART cache line, the MPD writes the AGP device address to bits 31:12 of the GART Cache Entry Control register (offset 10h) and sets the GART Cache Entry Invalidate bit (bit 0) to a 11 in that same register. The single GART cache entry will be invalidated. Upon completion, bit 0 will be reset to zero by the chipset. If the entry does not exist, the request is ignored. To invalidate the entire GART cache, the MPD writes a 1 to the GART Cache Invalidate bit (bit 0) of the GART Cache Control register (offset 0Ch). The entire GART cache will be automatically invalidated. Upon completion, the Cache Invalidate bit will be reset to zero by the chipset.
 - [0152] Invalidation of the entire GART cache preferably may be performed after all "n" GART table entires have been invalidated; where "n" is the number of GART table entries to free provided by the PCIMPFreeEntries() call.

- 3. If linking is enabled, the MPD must ensure that link bit coherency is maintained. For example, if GART table entries 0, 1, 2, and 3 exist with the link bit is set in entries 0, 1, and 2, and entries 2 and 3 are freed, then the link bit in entry 11must be disabled. Failure to maintain link bit coherency will result in unnecessary caching of GART table entries.
- 4. Repeat steps 1-3 "n" times; where "n" is the number of GART table entries to free. This value is provided as an input parameter by the PCIMPFreeEntries() call. Note that the map handle must be incremented during each iteration.
- 5. Upon completion of steps 1-4, MPD gets a pointer to AGP memory mapped control registers from Base Address Register 1 (BARI offset 14h) in the chipset's Host to PCI bridge configuration header. Using this pointer, MPD flushes the chipset's Host-Memory posted write buffers setting the Flush Posted Write Buffers bit (bit 0) in the Posted Write Buffer Control Register (offset 14h) to a 1. This bit gets reset to 0 by the chipset upon completion. The MPD does not have to poll this bit to verify completion of the flush. Instead, it performs a read-back of the last entry that was written to the GART table. Completion of the flush is guaranteed before the data is returned for the read-back.

Freeing GART Table Entries

5

25

30

40

55

- [0153] Upon receipt of the PCIMPFreeEntries() call from the operating system, the chipset miniport driver (MPD) performs the following functions to free GART table entries:
 - 1. Using the map handle provided by the PCIMPFreeEntries() call as a linear address to the GART table entry, the MPD sets the GART table entry's valid bit to invalid (0). This step is performed "n" times where "n" is the number of pages passed in the PCIMPFreeEntries() call.
 - 2. Upon completion of step 1. MPD gets pointer to AGP memory mapped control registers from Base Address Register 11(BARI offset 14h) in the chipset's Host to PCI bridge configuration header. Using this pointer, MPD flushes the chipset's Host-Memory posted write buffers setting the Flush Posted Write Buffers bit (bit 0) in the Posted Write Buffer Control Register (offset 14h) to a 1. This bit gets reset to 0 by the chipset upon completion. The MPD does not have to poll this bit to verify completion of the flush. Instead, it performs a read-back of the last entry that was written to the GART table. Completion of the flush is guaranteed before the data is returned for the read-back.

35 Terminating GART Table Functionality

- [0154] Upon receipt of the PCIMPExit() call from the operating system, the chipset miniport driver (MPD) performs the following functions to disable GART functionality:
- MPD flushes GART directory and table caches by writing a 1 to the GART Cache Invalidate bit (bit 0) of the GART Directory/Table Cache Control register (offset 0Ch). The entire GART cache will be automatically invalidated. Upon completion, the Cache Invalidate bit will be reset to zero by the chipset.
 - MPD calls PCIFreePages() to free pages allocated to GART table. The MPD must supply the linear address of the base of GART table and the number of pages to free.
 - 3. MPD initializes the freed pages by writing 0's to all of the previously allocated GART table locations.
- [0155] AGP functionality preferably is disabled before terminating GART functionality. AGP functionality is disabled in the master before disabling AGP functionality in the target.

Operating System

[0156] The operating system performs the following AGP functions:

- · Sets the data transfer rate in both master and target.
- · Enables sideband addressing in both master and target as required.

- Sets request queue depth in master.
- Enables AGP in target and master.
- Allocates and frees physical memory as required.
 - Performs read/write services for GART miniport driver.

[0157] Reference is directed to Microsoft's AGP Software Functional Specification for more details regarding operating system functionality as applied to AGP.

Graphics Driver/Direct X

15

25

30

35

45

50

[0158] The graphics driver or Direct X performs the following AGP functions:

- Reserves pages of AGP device memory for use by the application.
- · Commits pages of reserved device memory thus allocating system memory.
- Uncommits pages of reserved device memory thus deallocating system memory.
 - Frees previously reserved pages of AGP device memory.
 - Obtains information committed memory.

[0159] Reference is directed to Microsoft's AGP Software Functional Specification for more details regarding graphics driver and the Direct X driver functionality as applied to AGP.

[0160] Reference is directed to Microsoft's AGP Software Functional Specification for more details regarding graphics driver and the Direct X driver functionality as applied to AGP.

[0161] The present invention, therefore, is well adapted to carry out the objects and attain the ends and advantages mentioned, as well as others inherent therein. While the present invention has been depicted, described, and is defined by reference to particular preferred embodiments of the invention, such references do not imply a limitation on the invention, and no such limitation is to be inferred. The invention is capable of considerable modification, alternation, and equivalents in form and function, as will occur to those ordinarily skilled in the pertinent arts. The depicted and described preferred embodiments of the invention are exemplary only, and are not exhaustive of the scope of the invention. Consequently, the invention is intended to be limited only by the spirit and scope of the appended claims, giving full cognizance to equivalents in all respects.

40 Claims

- 1. A computer system, comprising:
 - a system processor executing software instructions and generating graphics data;
 - a system memory having an addressable memory space comprising a plurality of bytes of storage, wherein each of the plurality of bytes of storage has a unique address;
 - the software instructions and the graphics data being stored in some of the plurality of bytes of storage of said system memory, wherein the graphics data is stored in a plurality of pages of graphics data, each of the plurality of pages of graphics data comprising a number of the plurality of bytes of storage;
- a graphics processor generating video display data from the graphics data and adapted for connection to a video display to display the video display data;
 - a first interface logic for connecting said system processor to said system memory;
 - a second interface logic for connecting said system processor and said system memory to said graphics processor:
- said second interface logic having a cache memory and a cache entry control register;
 - said cache memory having a plurality of storage locations, each of the plurality of storage locations comprising an address portion, an entry portion, an entry update portion and an entry invalidate portion;
 - a graphics address remapping table (GART table) having a plurality of entries, each of the plurality of GART

table entries comprising an address pointer to a corresponding one of the plurality of pages of graphics data; and

said second interface logic reading selected ones of the plurality of GART table entries and storing the selected ones in the entry portions of the plurality of storage locations of said cache memory, the storage locations being associated with graphics device addresses asserted by said graphics processor; and said cache entry control register adapted to receive information for a graphics device address, an entry update and an entry invalidate from an applications programming interface (API) of the software instructions; wherein, if the received information through said cache entry control register causes the entry update portion to be set to a first logic level, said second interface logic will read the plurality of GART entries and update a one of the prurality of storage locations associated with the graphics device address received by said cache entry control

register; and if the received information through said cache entry control register causes the entry invalidate portion to be set to the first logic level, said second interface logic will invalidate the one of the plurality of storage locations associated with the graphics device address received by said cache entry control register.

The computer system of claim 1, further comprising:

5

10

15

20

25

30

35

40

45

50

55

a cache entry update bit in said cache entry control register that can be set to the first logic level by the API writing to said cache entry control register and can be read by the API to determine if set to the first logic level or cleared to a second logic level, wherein setting the cache entry update bit to the first logic level by the API causes said second interface logic to update from the plurality of GART table entries stored in said system memory the one of the plurality of storage locations associated with the graphics device address received by said cache entry control register from the API; and said second interface logic clearing the cache entry update bit to the second logic level after updating the one of the plurality of storage locations associated with the graphics device address received by said cache entry control register.

3. The computer system of claim 1, further comprising:

a cache entry invalidate bit in said cache entry control register that can be set to the first logic level by the API writing to said cache entry control register and can be read by the API to determine if set to the first logic level or cleared to a second logic level, wherein setting the cache entry invalidate bit to the first logic level by the API causes said second interface logic to invalidate the one of the plurality of storage locations associated with the graphics device address received by said cache entry control register from the API; and said second interface logic clearing the cache entry invalidate bit to the second logic level after invalidating the one of the plurality of storage locations associated with the graphics device address received by said cache entry control register.

4. The computer system of claim 1, wherein the applications programming interface (API) is a GART miniport driver.

5. The computer system of claim 1, wherein said second interface logic uses the selected ones of the plurality of GART table entries stored in said cache memory to point to addresses of associated pages of a first portion of the graphics data stored in said system memory, the associated pages of the first portion of the graphics data being read by said graphics processor to generate the video display data.

6. The computer system of claim 5, further comprising a local frame buffer memory connected to said graphics processor, said local frame buffer storing a second portion of the graphics data from said system memory.

- 7. The computer system of claim 5, wherein the associated pages of the first portion of the graphics data are stored in random non-contiguous pages of the plurality of pages of graphics data.
- 8. The computer system of claim 6, wherein said local frame buffer memory stores the second portion of the graphics data in contiguous virtual address space and said graphics processor accesses the first portion of the graphics data in contiguous virtual address space by using the selected ones of the plurality of GART table entries stored in said cache memory and accesses the second portion of the graphics data from said local frame buffer memory.
- 9. The computer system of claim 8, wherein said graphics processor reads the first and second portions of the graphics data in contiguous virtual address space.

- 10. The computer system of claim 1, wherein the first logic level is a logic 11 and the second logic level is a logic 0.
- 11. The computer system of claim 1, wherein the first logic level is a logic 0 and the second logic level is a logic 1.
- 12. The computer system of claim 1, further comprising a third interface logic for connecting said system processor and said system memory to input-output devices.
 - 13. The computer system of claim 1, further comprising a fourth interface logic for connecting said system processor and said system memory to storage devices.
 - 14. The computer system of claim 1, wherein the plurality of GART table entries are stored in said system memory.
 - 15. The computer system of claim 1, wherein the plurality of GART table entries are stored in a plurality of pages of GART table entries in said system memory.
 - **16.** The computer system of claim 15, wherein the plurality of pages of GART table entries are stored in said system memory in a non-contiguous and random order.
- 17. The computer system of claim 16, further comprising a GART directory having a plurality of entries, each of the plurality of GART directory entries comprising an address pointer to a corresponding one of the plurality of pages of GART table entries, wherein said second interface logic uses the plurality of GART directory entries for locating the plurality of pages of GART table entries in said system memory.
- 18. The computer system of claim 1, wherein the number of the plurality of bytes of storage in each of the plurality of pages of graphics data is 4096 bytes.
 - 19. The computer system of claim 1, further comprising a video display.
- 20. A computer system having a core logic chipset which connects a central processing unit and random access memory to an accelerated graphics port (AGP) bus, said system comprising:
 - a central processing unit connected to a host bus;
 - a random access memory connected to a random access memory bus;
 - a core logic chipset connected to the host bus and the random access memory bus;
- said core logic chipset having a first interface bridge for connecting the host bus to the random access memory
 - said core logic chipset having a second interface bridge for connecting the host bus to an accelerated graphics port (AGP) bus;
 - said core logic chipset having a third interface bridge for connecting the random access memory bus to the AGP bus:
 - said core logic chipset having a cache memory and a cache entry control register;
 - said cache memory having a plurality of storage locations, each of the plurality of storage locations comprising an address portion, an entry portion, an entry update portion and an entry invalidate portion;
 - said core logic chipset using a graphics address remapping table (GART table) having a plurality of entries, each of the plurality of GART table entries comprising an address pointer to a corresponding one of a plurality of pages of graphics data stored in said random access memory;
 - said core logic chipset reading selected ones of the plurality of GART table entries stored in said random access memory and storing the selected ones of the plurality of GART table entries in the entry portions of the plurality of storage locations of said cache memory, each of the entry portions associated with a one of the address portions; and
 - said cache entry control register adapted to receive information for a graphics device address, an entry update and an entry invalidate; wherein,
 - if the received information through said cache entry control register causes the entry update portion to be set to a first logic level, said core logic chipset will read the plurality of GART entries and update a one of the plurality of storage locations associated with the graphics device address received by said cache entry control register; and
 - if the received information through said cache entry control register causes the entry invalidate portion to be set to the first logic level, said core logic chipset will invalidate the one of the plurality of storage locations

10

15

40

45

50

associated with the graphics device address received by said cache entry control register.

- 21. The computer system of claim 20, wherein the central processing unit is a plurality of central processing units.
- 5 22. The computer system of claim 20, wherein the plurality of pages of graphics data are stored in said random access memory in a non-contiguous and random order.
 - 23. The computer system of claim 22, wherein each one of the plurality of GART table entries comprises a plurality of binary bits and each one of the plurality of pages of graphics data is associated with the each one of the plurality of GART table entries such that a first number of most significant bits of the plurality of binary bits comprise a base address of the associated each one of the plurality of pages of graphics data.
 - 24. The computer system of claim 20, further comprising:

10

15

20

25

30

50

55

- a cache entry update bit in said cache entry control register that can be set to the first logic level and can be read to determine if set to the first logic level or cleared to a second logic level, wherein setting the cache entry update bit to the first logic level causes said core logic chipset to update from the plurality of GART table entries stored in said system memory the one of the plurality of storage locations associated with the graphics device address received by said cache entry control register; and said core logic chipset clearing the cache entry update bit to the second logic level after updating the one of the plurality of storage locations associated with the device address received by said cache entry control
 - 25. The computer system of claim 20, further comprising:

register.

- a cache entry invalidate bit in said cache entry control register that can be set to the first logic level and can be read to determine if set to the first logic level or cleared to a second logic level, wherein setting the cache entry invalidate bit to the first logic level causes said core logic chipset to invalidate the one of the plurality of storage locations associated with the graphics device address received by said cache entry control register; and
- said core logic chipset clearing the cache entry invalidate bit to the second logic level after invalidating the one of the plurality of storage locations associated with the graphics device address received by said cache entry control register.
- 26. The computer system of claim 20, wherein the plurality of GART table entries are stored in at least one page of said random access memory.
 - 27. The computer system of claim 20, wherein each of the plurality of pages of graphics data is 4096 bytes.
- 28. The computer system of claim 20, wherein said core logic chipset is at least one integrated circuit.
 - 29. The computer system of claim 28, wherein said at least one integrated circuit core logic chipset is at least one application specific integrated circuit.
- **30.** The computer system of claim 28, wherein said at least one integrated circuit core logic chipset is at least one programmable logic array integrated circuit.
 - 31. The computer system of claim 20, wherein said central processing unit executes software instructions and generates the graphics data.
 - **32.** The computer system of claim 20, further comprising a graphics processor for generating video display data based upon the graphics data.
 - 33. The computer system of claim 32, further comprising a local frame buffer memory coupled to said graphics processor, wherein said graphics processor combines video data stored in said local frame buffer memory with the associated ones of the plurality of pages of graphics data read from said random access memory based upon the selected ones of the plurality of GART table entries stored in said cache memory to generate video display data.

- 34. The computer system of claim 20, further comprising said core logic chipset having a fourth interface bridge for connecting the host bus to a peripheral component interconnect (PCI) bus adapted for connection to input-output devices.
- 35. The computer system of claim 34, further comprising said core logic chipset having a fifth interface bridge for connecting the random access memory bus to the PCI bus.
 - 36. The computer system of claim 34, further comprising said core logic chipset having a sixth interface bridge for connecting the AGP bus to the PCI bus.
 - 37. The computer system of claim 20, further comprising a network interface card, a hard disk, a floppy disk drive, a modem, a keyboard and a mouse.
 - 38. The computer system of claim 20, further comprising a serial port, a parallel port and a real time clock.
 - 39. The computer system of claim 20, further comprising a read only memory basic input-output system (ROM BIOS), a non-volatile random access memory (NVRAM), a tape drive and a CD ROM drive.
 - 40. A method, in a computer system, of updating and invalidating individual selected ones of a plurality of graphics address remapping table (GART table) entries stored in a cache memory, said method comprising the steps of:
 - storing a plurality of pages of graphics data in any order in a computer system memory; storing a plurality of entries of a graphics address remapping table (GART table) in the computer system memory, wherein each one of the plurality of GART table entries corresponds to a one of the plurality of pages of graphics data stored in the computer system memory;
 - reading selected ones of the plurality of GART table entries stored in the computer system memory; storing the selected ones read from the computer system memory into a cache memory, wherein the cache memory has a plurality of storage locations, each of the plurality of storage locations comprising a graphics device address portion, an entry portion, an entry update portion and an entry invalidate portion, wherein the
 - writing a first logic level to the entry update portion of a one of the plurality of storage locations when an associated one of the selected ones requires updating from the computer system memory; and writing the first logic level to the entry invalidate portion of a one of the plurality of storage locations when an associated one of the selected ones is invalid.
 - 41. The method of claim 40, further comprising the steps of:

selected ones are stored in the entry portions;

- reading the entry update portions of the plurality of storage locations of the cache memory; reading a new selected one of the plurality of GART table entries in the computer system memory for each of the entry update portions containing the first logic level; storing the new selected one in the entry portion associated with each of the entry update portions containing the first logic level; and resetting each of the entry update portions to a second logic level after storing the new selected one in the entry portion.
- 42. The method of claim 40, further comprising the steps of:
 - reading the entry invalidate portions of the plurality of storage locations of the cache memory; invalidating the storage location associated with each of the entry invalidate portions containing the first logic level; and resetting each of the entry invalidate portions to a second logic level after invalidating the storage location associated therewith.
- 43. The method of claim 40, further comprising the step of reading associated ones of the plurality of pages of graphics data in an order determined by the selected ones of the plurality of GART table entries stored in the cache memory.
- 44. The method of claim 40, wherein a system memory address is determined for each byte of graphics data stored in the plurality of pages of graphics data by a base address stored in the associated one of the plurality of GART

10

15

20

25

30

35

40

45

50

table entries and an offset address added to the base address.

- **45.** The method of claim 40, further comprising the step of allocating memory locations in the computer system for storing the plurality of GART table entries during initialization of the computer system.
- **46.** The method of claim 41, further comprising the step of writing to a cache entry control register a graphics device address of a selected one of the plurality of GART table entries stored in the cache memory and the first logic level to a cache entry update bit of the cache entry control register, wherein the first logic level is written to the entry update portion of the one of the plurality of storage locations associated with the graphics device address.
- 47. The method of claim 46, further comprising the step of clearing the cache entry update bit from the first logic level to a second logic level after storing the associated new selected one.
- 48. The method of claim 42, further comprising the step of writing to a cache entry control register a graphics device address of a selected one of the plurality of GART table entries stored in the cache memory and the first logic level to a cache entry invalidate bit of the cache entry control register, wherein the first logic level is written to the entry invalidate portion of the one of the plurality of storage locations associated with the graphics device address.
- **49.** The method of claim 48, further comprising the step of clearing the cache entry invalidate bit from the first logic level to a second logic level after invalidating the storage location associated therewith.
 - **50.** A core logic chipset adapted for connection to a computer central processing unit and random access memory, an accelerated graphics port (AGP) bus and a peripheral component interconnect (PCI) bus, comprising:
- an accelerated graphics port (AGP) request queue;
 - an AGP reply queue;
 - an AGP data and control logic;
 - said AGP data and control logic having an AGP cache entry control register;
 - an AGP cache memory;
 - said AGP cache memory having a plurality of storage locations, each of the plurality of storage locations comprising a graphics device address portion, an entry portion, an entry update portion and an entry invalidate portion:
 - an AGP arbiter:
 - a host to peripheral component interconnect (PCI) bridge;
- a PCI to PCI bridge;

5

10

15

30

40

45

50

- a memory interface and control logic adapted for connecting to a computer system random access memory; and
- a host bus interface adapted for connecting to a computer system host bus having at least one central processing unit connected thereto; wherein,
- said AGP request and reply queues are connected to said memory interface and control logic;
 - said AGP data and control logic is connected to said memory and interface control logic;
 - said AGP data and control logic is connected to the host bus interface;
 - said host to PCI bus bridge is connected to the host bus interface and is adapted for connection to a PCI bus; said PCI to PCI bridge is connected to said AGP data and control logic, wherein said PCI to PCI bridge transfers PCI information transactions between said Host to PCI bus bridge and said AGP data and control logic;
 - said AGP data and control logic and said AGP arbiter adapted for connection to an AGP bus having an AGP device; wherein
 - said AGP data and control logic is adapted to use a graphics address remapping table (GART table) having a plurality of entries, each of the plurality of GART table entries comprising an address pointer to a one of a plurality of pages of graphics data stored in the computer system random access memory;
 - said AGP data and control logic is adapted to read selected ones of the plurality of GART table entries stored in said random access memory and is adapted to store the selected ones of the plurality of GART table entries in the entry portions of the plurality of storage locations of said cache memory, each of the entry portions associated with a one of the graphics device address portions; and
 - said cache entry control register adapted to receive information for a graphics device address, an entry update and an entry invalidate; wherein,
 - if the entry update of the received information causes the entry update portion to be set to a first logic level, said AGP data and control logic is adapted to update from the GART table entries stored in said random access

memory the one of the plurality of storage locations associated with the graphics device address; and if the entry invalidate of the received information causes the entry invalidate portion to be set to the first logic level, said AGP data and control logic is adapted to invalidate the one of the plurality of storage locations associated with the graphics device address.

51. The core logic chipset of claim 50, further comprising:

a cache entry update bit in said cache entry control register that can be set to the first logic level and can be read to determine if set to the first logic level or cleared to a second logic level, wherein setting the cache entry update bit to the first logic level causes said AGP data and control logic to update from the GART table entries stored in said system memory the one of the plurality of storage locations associated with the graphics device address received by said cache entry control register; and said AGP data and control logic clearing the cache entry update bit to the second logic level after updating the one of the plurality of storage locations associated with the graphics device address received by said cache entry control register.

52. The core logic chipset of claim 50, further comprising:

a cache entry invalidate bit in said cache entry control register that can be set to the first logic level and can be read to determine if set to the first logic level or cleared to a second logic level, wherein setting the cache entry invalidate bit to the first logic level causes said AGP data and control logic to invalidate the one of the plurality of storage locations associated with the graphics device address received by said cache entry control

said AGP data and control logic clearing the cache entry invalidate bit to the second logic level after invalidating the one of the plurality of storage locations associated with the graphics device address received by said cache entry control register.

30

5

10

15

20

25

35

40

45

50




FIGURE 1 (PRIOR ART)




FIGURE 1A (PRIOR ART)




FIGURE 2





FIGURE 2A






FIGURE 4A








FIGURE 4B






40









43

FIGURE 11B

GLE-LE)	/EL IKANSLAIION: B	SINGLE-LEVEL IRANSLATION: BITS REGUIRED FOR PAGE OFFSET	PAGE UPESE!
AGP MEMORY ALLOCATED	NUMBER OF BITS IN BASE ADDRESS OF DEVICE ADDRESS SPACE	NUMBER OF BITS IN PAGE OFFSET FROM BASE OF DEVICE ADDRESS SPACE	NUMBER OF BITS IN OFFSET INTO 4 KB PAGE
32 WB	31:25	24:12	11:0
64 MB	31:26	25:12	11:0
128 WB	31:27	26:12	11:0
256 MB	31:28	27:12	11:0
8	31:29	28:12	11:0
CB	31:30	29:12	11:0
2 GB	17	30:12	11:0






46

FIGURE 12B

⊢.	- 							_
PAGE OFFSE	OFFSET INTO 4 KB PAGE	11:0	11:0	11:0	11:0	11:0	11:0	11:0
OR DIRECTORY AND	PAGE OFFSET FROM BASE OF DIRECTORY ENTRY	21:12	21:12	21:12	21:12	21:12	21:12	21:12
REQUIRED FC	DIRECTORY OFFSET	24:22	25:22	26:22	27:22	28:22	29:22	30:22
TWO-LEVEL TRANSLATION: BITS REQUIRED FOR DIRECTORY AND PAGE OFFSET	BASE ADDRESS OF DEVICE ADDRESS SPACE	31:25	31:26	31:27	31:28	31:29	31:30	31
TWO-LEVEL	AGP MEMORY ALLOCATED	32 MB	64 MB	128 MB	256 MB	512 MB	1 68	2 68










FIGURE 12D










MAXIMUM GART TABLE SIZE VERSUS SIZE OF AGP MEMORY

SIZE OF ALLOCATED AGP DEVICE ADDRESS SPACE	SINGLE—LEVEL ADDRESS TRANSLATION	il address Ation	TWO-LEVEL ADDRESS TRANSLATION	ADDRESS ATION
	GART TABLE SIZE (KB)	NUMBER OF GART ENTRIES (K)	GART DIRECTORY + TABLE SIZE (KB)	NUMBER OF GART ENTRIES (K)
32 MB	32	8	36	6 ,
64 MB	64	16	89	17
128 MB	128	32	132	33
256 MB	256	64	760	65
512 WB	512	128	516	129
1 68	1024	256	1028	257
2 GB	2048	512	2052	513

FIGURE 15



ICTION	OFFSET	400	04h	480	4OO	* 10h	* 14h	18h-28h	2Ch	30h	34h	38h-3Ch	40h-FFh
CHIPSET CONFIGURATION REGISTERS-HOST TO PC! BRIDGE FUNCTION	HOST TO PCI BRIDGE (FUNCTION 0)	DEVICE ID VENDOR ID	STATUS	CLASS CODE REVISION ID	RESERVED HEADER TYPE LATENCY TIMER RESERVED	- * BARO-AGP DEVICE ADDRESS SPACE	* BAR1-AGP MEMORY MAPPED CONTROL REGISTERS POINTER	RESERVED	SUB-SYSTEM ID SUBVENDOR ID	RESERVED	RESERVED CAPABILITIES POINTER	RESERVED	HOST TO PCI BRIDGE CHIPSET SPECIFIC OPTION REGISTERS AND/OR RESERVED
						1702 -	1704 -	•					

*-REGIONS INDICATE AGP SPECIFIC REGISTERS

BARO-AGP DEVICE ADDRESS SPACE	BIT DESCRIPTION	DDRESS SPACE ALLOCATION SIZE. THESE BITS CORRESPOND TO BITS 3:1 IN THE PCI-PCI BRIDGE N. 1) DEVICE ADDRESS SPACE SIZE REGISTER (OFFSET 4Ch. WHEN BITS 3:1 OF THAT REGISTER ARE READ/WRITE ATTRIBUTES IN BITS 31:25 IN THIS REGISTER ARE AUTOMATICALLY SET BY THE CHIPSET. SIOS MEMORY MAPPING SOFTWARE WRITES ALL 1'S TO THIS BAR REGISTER AND THEN READS BACK THE TO DETERMINE HOW MUCH MEMORY IS REQUIRED AGP. THE TABLE BELOW INDICATES HOW THE SETS READ/WRITE ATTRIBUTES FOR EACH MEMORY SETTING:	BIT 28 BIT 27 BIT 26 BIT 25 MEMORY ALLOCATED RW RW RW RW 32 MB RW RW RW R 64 MB RW RW R R 64 MB RW R R R 128 MB RW R R R 256 MB RW R R R 512 MB	S THAT THE BIT HAS READ/WRITE ATTRIBUTES. R MEANS THAT THE BIT HAS READ ONLY ATTRIBUTES A READ WILL ALWAYS RETURN A ZERO.	AT WHEN THE AGP VALID BIT IN THE PCI-PCI BRIDGE (FUNCTION 1) DEVICE ADDRESS SPACE SIZE (OFFSET 4Ch) IS SET TO INVALID, BITS 31:4 WILL HAVE READ ONLY ATTRIBUTES AND WILL. ALWAYS WHEN READ.	BASE ADDRESS HAS BEEN DETERMINED, BIOS FILLS IN THESE BITS TO COMPLETE THE BASE ADDRESS DEVICE ADDRESS SPACE.	THE DEFAULT AMOUNT OF DEVICE ADDRESS SPACE ALLOCATED IS CHIPSET SPECIFIC. IMPLEMENTATION NOTE: IMPLEMENTATION OF THE DEVICE ADDRESS SPACE SIZE REGISTER IS OPTIONAL. IF THE CHIPSET DESIGNER OPTS NOT TO IMPLEMENT THIS REGISTER, THESE BITS SHOULD BE HARD CODED TO INDICATE THE DESIRE AMOUNT OF AGP DEVICE ADDRESS SPACE.	- FOR CONTINUATION SEE FIGURE 1789
DEFAULT VALUE xx000008h		DEVICE ADDRESS SPACE ALLOCA' (FUNCTION 1) DEVICE ADDRESS SET, THE READ/WRITE ATTRIBUTE SYSTEM BIOS MEMORY MAPPING REGISTER TO DETERMINE HOW MICHIPSET SETS READ/WRITE ATT	BIT 31 BIT 30 BIT 29 RW R	33	NOTE THAT WHEN THE AGP VALI REGISTER (OFFSET 4Ch) IS SET RETURN 0 WHEN READ.	MCE A BASE ADDRESS HAS BE OR AGP DEVICE ADDRESS SPACE	THE DEFAULT AMOUNT OF DEVICINPLEMENTATION NOTE: IMPLEMICHIPSET DESIGNER OPTS NOT TINDICATE THE DESIRE AMOUNT	FOR
SIZE 32	TYPE	M/bs M/bs		<u> </u>	ZŒŒ	<u> </u>	FEUE	+
OFFSET 10h	NUMBER	31:25 R		·				

FOR CONTINUATION SEE FIG. 178

2	Rd BASE ADDRESS LOWER BITS. THESE READ—ONLY BITS ARE HARD—WIRED TO 0'S TO INDICATE DEVICE ADDRESS SPACE WILL ALWAYS BE 32 MB OR GREATER AND WILL RESIDE, AT MINIMUM, ON A 32 MB BOUNDARY
<u>a</u> .	Rd PREFETCHABLE. THIS BIT IS HARD-WIRED TO 1 TO INDICATE THE MEMORY IN THIS RANGE IS PREFETCHABLE.
	Rd TYPE. THESE BITS ARE HARD-WIRED TO 00 TO INDICATE THIS BASE REGISTER IS 32 BITS WIDE AND MAPPING CAN BE DONE ANYWHERE IN THE 32-BIT MEMORY SPACE.
Rd	MEMORY SPACE INDICATOR. THIS BIT IS HARD-WIRED TO 0 TO INDICATE THAT THIS BASE ADDRESS REGISTER MAPS INTO MEMORY SPACE.

FIGURE 17Ba

TYPE. THESE BITS ARE HARD-WIRED TO 00 TO INDICATE THAT THIS BASE REGISTER IS 32 BITS WIDE AND MAPPING CAN BE DONE ANYWHERE IN THE 32-BIT MEMORY SPACE.

MEMORY SPACE INDICATOR. THIS BIT IS HARD-WIRED TO 0 TO INDICATE THAT THIS BASE ADDRESS REGISTER MAPS INTO MEMORY SPACE.

BASE ADDRESS REGISTER 1 (BAR1)	1704	BIT DESCRIPTION	31:12 Rd/Wr BASE ADDRESS UPPER BITS. THESE BITS FORM THE UPPER PART OF BAR1. THEY DEFAULT TO 0'S AT POWER-UP AND HAVE READ/WRITE ATTRIBUTES. THEY CHANGE TO 1'S AS PART OF THE MEMORY MAPPING ALCORITHM DESCRIBED ABOVE.	ADDRESS HAS BEEN DETERMINED, BIOS FILLS IN THESE BITS TO COMPLETE THE BASE ADDRESS MEMORY—MAPPED CONTROL REGISTERS.	BASE ADDRESS LOWER BITS. THESE READ—ONLY BITS ARE HARD—WIRED TO O'S TO INDICATE THAT 4 KB WILL BE ALLOCATED TO AGP MEMORY—MAPPED CONTROL REGISTERS AND THAT THE REGISTERS WILL ALWAYS RESIDE ON A 4 KB BOUINDARY PER SUGGESTION IN PCI 2.1 SPECIFICATION (SECTION 6.2.5.1.)	PREFETCHABLE. THIS BIT IS HARD-WIRED TO 0 TO INDICATE THE MEMORY IN THIS RANGE IS ANT-PREFETCHABLE
DEFAULT VALUE	400000000		SE ADDRESS UPPER BITS. WER-UP AND HAVE READ/I GORITHM DESCRIBED ABOVE	ONCE A BASE ADDRESS HAS FOR THE AGP MEMORY—MAPP	SE ADDRESS LOWER BITS. ALLOCATED TO AGP MEMOSSIDE ON A 4 KB BOUNDAR	PREFETCHABLE, THIS BIT IS
SIZE	32	TYPE	Rd/Wr BA	<u>86</u>	Rd 888	Rd
OFFSET	14h	NUMBER	31:12		11:4	3

BASE ADDRESS REGISTER 1 (BAR1)

8

2:1

2

0

		- 1806						-1812	-1816			•	_1 8 20						
NCTION	OFFSET	100h	04h	08h	0Ch	10h-14h	18h	1Ch	20h	24h	28h	2Ch	30h	34h	38h	3Ch	AGP CAPABILITIES POINTER	* AGP CAPABILITIES POINTER+4	
3			*					*	*	*							*	*	
TO PCI BRIDGE		IR 10	AND	REVISION ID	RESERVED		PRIMARY BUS NUMBER	1/0 BASE	r BASE	PREFETCHABLE MEMORY BASE		SUB-VENDOR ID		*CAPABILITIES POINTER		RESERVED			
CONFIGURATION REGISTERS-PCI TO PCI BRIDGE FUNCTION	BRIDGE (FUNCTION 1)	VENDOR 10	WWAND *		LATENCY TIMER	RESERVED	SECONDARY BUS NUMBER	I/O LIMIT	* MEMORY BASE	* PREFETCHABLE	RESERVED	3V-8US	RESERVED	*	RESERVED	RESE	AGP CAPABILITY IDENTIFIER	AGP STATUS	(FOR CONTINUATION SEE FIGURE 18Aa) ATE AGP SPECIFIC REGISTERS
	PCI TO PCI BRIDG	SE 10	STATUS	CLASS CODE	HEADER TYPE	RES	SUBORDINATE BUS NUMBER	RY STATUS	RY LIMIT	MEMORY LIMIT		rstem 10	RESE	RESERVED	RESE	BRIDGE CONTROL	AGP CAPABIL	AGP	(FOR CONTINUATION SEE FIGUI = REGIONS INDICATE AGP SPECIFIC REGISTERS
CHIPSET		DEVICE	* STA		RESERVED		SEC. LATENCY TIMER	- * SECONDARY	- * MEMORY	- * PREFETCHABLE M		SUB-SYS				BRIDGE	*	*-	* = REGIONS IN
			1808					1810	1814	18181	2						1822	1824	

FIGURE

60

* AGP CAPABILITIES * POINTER+8 * AGP CAPABILITIES POINTER+12 PCI TO PCI BRIDGE CHIPSET SPECIFIC OPTION REGISTERS AND/OR RESERVED 1828-(FOR CONTINUATION SEE FIGURE 18A) * SPACE SIZE = REGIONS INDICATE AGP SPECIFIC REGISTERS AGP COMMAND PCI TO PCI BRIDGE CHIPSET SPECIFIC OPTION REGISTERS AND/OR RESERVED

61

FIGURE 18B

FOR CONTINUATION SEE FIGURE 18B

-	Rd/Wr	Rd/Wr MEMORY SPACE ENABLED 1-HOST TO AGP BUS PCI STREAM MEMORY ACCESSES ENABLED & PCI TO AGP BUS PCI STREAM MEMORY WRITE ACCESSES ENABLED. HOST TO AGP BUS MEMORY ACCESSES ARE NOT REQUIRED TO BE VISIBLE ON THE
	_	PCI BUS. 0-HOST TO AGP BUS PCI 1/0 ACCESSES DISABLED. HOST TO AGP BUS MEMORY ACCESSES ARE REQUIRED TO BE SENT ON THE PCI BUS.
0	Rd/₩ı	Rd/Wr1/0 SPACE ENABLE STREAM 1/0 ACCESSES ENABLED. HOST TO AGP BUS 1/0 ACCESSES ARE NOT
		REQUIRED TO BE VISIBLE ON THE POL BUS. 0-HOST TO AGP BUS PCI STREAM 1/0 ACCESSES DISABLED. HOST TO AGP BUS 1/0 ACCESSES ARE REQUIRED TO BE SENT TO THE PCI BUS.

FIGURE 18Ba

STATUS REGISTER 1808	Bit description	PCI BUS.	PCI BUS.	PCI BUS.	PCI BUS.	PCI BUS.		n Bus.	ŭ	JOF) SUPPORTED.	66 MHZ CAPABLE. THIS BIT IS SET IF THE CORE LOGIC CHIPSET SUPPORTS TRUE PCI 66MHZ TIMING ON ITS PCI BUS, THE PRIMARY BUS OF THE PCI TO PCI BRIDGE. READS AS O TO INDICATE THAT THE PRIMARY INTERFACE OPERATES AT A MAXIMUM FREQUENCY OF 33 MHZ.	CAPABILTIES LIST. THIS READ—ONLY BIF INDICATES WHETHER OR NOT THIS DEVICE IMPLEMENTS THE POINTER FOR A NEW CAPABILTIES LINKED LIST AT OFFSET 34h. A VALUE OF ZERO INDICATES THAT NO NEW CAPABILTIES LINKED LIST IS AVAILABLE. A VALUE OF ONE INDICATES THAT THE VALUE READ AT OFFSET 34h IS A POINTER IN CONFIGURATION SPACE TO A LINKED LIST OF NEW CAPABILTIES.	ATION NOTE: THIS BIT MUST BE SET TO 1 IN HOST BRIDGES COMPLIANT WITH COMPAQ'S MENTATION.	ALWAYS RETURNS 0 ON READS; WRITE OPERATIONS HAVE NO EFFECT.
DEFAULT VALUE 00000XXOXOXO0000b		TECTED PARITY ERROR ON PCI BUS.	Rd/Wr RECEIVED SYSTEM ERROR ON PCI BUS.	ECEIVED MASTER ABORT ON PCI BUS.	Rd/Wr RECEIVED TARGET ABORT ON PCI BUS.	Rd/Wr SIGNALED TARGET ABORT ON PCI BUS.	DEVSEL# TIMING ON PCI BUS.	Rd/Wr DATA PARITY DETECTED ON PCI BUS.	FAST BACK-TO-BACK CAPABLE.	USER DEFINABLE FEATURES (UDF) SUPPORTED.	6 MHZ CAPABLE. THIS BIT CI BUS, THE PRIMARY BUS (TERFACE OPERATES AT A M	APABILITIES LIST. THIS REAL OR A NEW CAPABILITIES LINKED LIST IS A POINTER IN CONFIGURATION APPOINTER IN CONFIGURATION OF THE PROPERTY OF THE	IMPLEMENTATION NOTE: THIS AGP IMPLEMENTATION.	RESERVED. ALWAYS RETURNS
SIZE 16	SIZE	Rd/Wr DETECTED	Rd/Wr R	Rd/Wr RECEIVED	Rd/Wr R	Rd/Wr S	2 2 2	Rd/WrD	Rd F	P. 2	Rd 6	8	_= <	Rd
OFFSET 06h	BIT	15	4	13	12	=	9:10	80	7	9	က	4		0:3

FIGURE 18C

$\overline{}$	•
35	
7	
M	
<u>K</u>	
\mathcal{L}	
\succeq	I
ட	1

SECONDARY STATUS REGISTER	1810	BIT DESCRIPTION							BUS.			66 MHZ CAPABLE. THIS BIT IS SET IF THE CORE LOGIC CHIPSET SUPPORTS TRUE PCI 66MHZ TIMING ON ITS AGP BUS, THE SECONDARY BUS OF THE PCI TO PCI BRIDGE. IF THE CORE LOGIC CHIPSET ONLY SUPPORTS THE RELAXED AGP 66MHZ BUS TIMINGS ON ITS AGP BUS THEN, THIS BIT IS CLEARED.	ALWAYS RETURNS 0 ON READS; WRITE OPERATIONS HAVE NO EFFECT.
SIZE DEFAULT VALUE	16 00000XXXXXXXXXX		Rd/Wr DETECTED PARITY ERROR ON AGP BUS.	Rd/Wr RECEIVED SYSTEM ERROR ON AGP BUS.	Rd/Wr RECEIVED MASTER ABORT ON AGP BUS.	Rd/Wr RECEIVED TARGET ABORT ON AGP BUS.	Rd/Wr SIGNALED TARGET ABORT ON AGP BUS.	DEVSEL TIMING ON AGP BUS.	Rd/Wr DATA PARITY ERROR DETECTED ON AGP BUS.	FAST BACK-TO-BACK CAPABLE.	USER DEFINABLE FEATURES SUPPORTED.	66 MHZ CAPABLE. THIS BIT IS SET IF AGP BUS, THE SECONDARY BUS OF THE THE RELAXED AGP 66MHZ BUS TIMINGS	RESERVED. ALWAYS RETURNS 0 ON RE
ZIS	-	TYPE	Rd/Wr	Rd/Wr	Rd/Wr	Rd/Wr	Rd/Wr	Rd	Rd/Wr	22	Rd	æ	Rd
OFFSET	1Eh	BIT	15	14	13	12	=	10-9	æ	7	9	2	4:0

L		11
C	C	1
7	-	1
,		1
ř	1	7
		k
(-	
ī	1	

OFFSET SIZE DEFAULT VALUE 20h 16 0000h BIT IYPE AMORY BASE ADDRESS. DE THE AGP MASTER (GRAPHICS INTERFACES ARE MAPPED. B INTERFACES ARE MAPPED. B 20 BITS OF THE ADDRESS AF ALIGNMENT AND GRANULARITY ALIGNMENT AND GRANULARITY STORYS RETURNS	MEMORY BASE REGISTER	1812	BIT DESCRIPTION	15:4 Rd/Wr MEMORY BASE ADDRESS. DEFINES THE BASE ADDRESS OF THE NON-PREFETCHABLE ADDRESS KANGE USED BY THE AGP MASTER (GRAPHICS CONTROLLER) WHERE CONTROL REGISTERS AND FIFO-LIKE COMMUNICATION INTERFACES ARE MAPPED. BITS 15:4 ARE WRITABLE AND CORRESPOND TO ADDRESS BITS 31:20. THE LOWER 20 BITS OF THE ADDRESS ARE ASSUMED TO BE 0. THE MEMORY ADDRESS RANGE ADHERES TO 1 MB ALIGNMENT AND GRANULARITY.	ALWAYS RETURNS O ON READS; WRITE OPERATIONS HAVE NO EFFECT.
OFF SET SIZE 20h 16 NUMBER 15:4 Rd/Wr ME 15:4 Rd/Wr ME 15:0 Rd RE 20 20 20 Rd RE 20 20 Rd RE 20 Rd RE	DEFAULT VALUE	40000		MORY BASE ADDRESS. D E AGP MASTER (GRAPHICS ERFACES ARE MAPPED. BITS OF THE ADDRESS A GIMENT AND GRANULARIT	SERVED. ALWAYS RETURN
OFFSET 20h BIT NUMBER 15:4 F	SIZE	16	TYPE	Cd/Wr ME	Rd RE
	OFFSET	20h	BIT	15:4	3:0

MEMORY LIMIT REGISTER	1814	BIT DESCRIPTION	'LIMIT ADDRESS. DEFINES THE TOP ADDRESS OF THE NON—PREFETCHABLE ADDRESS RANGE USED BY MASTER (GRAPHICS CONTROLLER) WHERE CONTROL REGISTERS AND FIFO—LIKE COMMUNICATION CES ARE MAPPED. BITS 15:4 ARE WRITABLE AND CORRESPOND TO ADDRESS BITS 31:20. THE 20 BITS OF THE ADDRESS ARE ASSUMED TO BE FFFFFH. THE MEMORY ADDRESS RANGE ADHERES TO LIGNMENT AND GRANULARITY.). ALWAYS RETURNS 0 ON READS, WRITE OPERATIONS HAVE NO EFFECT.
DEFAULT VALUE	40000		Rd/Wr MEMORY LIMIT ADDRESS. DEFINES I THE AGP MASTER (GRAPHICS CONTRO INTERFACES ARE MAPPED. BITS 15: LOWER 20 BITS OF THE ADDRESS A 1 MB ALIGNMENT AND GRANULARITY.	Rd RESERVED. ALWAYS RETURNS 0 ON
SIZE	16	TYPE	Rd/Wr II	\$
OFFSET	22h	NUMBER	15:4	3:0

IGURE 18F

FIGURE 18G

PREFETCHABLE MEMORY LIMIT REGISTER	1818	BIT DESCRIPTION	IBLE MEMORY LIMIT ADDRESS. DEFINES THE TOP ADDRESS OF THE PREFETCHABLE ADDRESS RANCE THE ACP MASTER (GRAPHICS CONTROLLER) WHERE THE LINEAR FRAME BUFFER IS MAPPED E PERFORMANCE IMPROVEMENTS. BITS 15:4 ARE WRITABLE AND CORRESPOND TO ADDRESS BITS IE LOWER 20 BITS OF THE ADDRESS ARE ASSUMEDD TO BE FFFFFH. THE MEMORY ADDRESS RANGE TO 1 MB ALIGNMENT AND GRANULARITY.	ALWAYS RETURNS 0 ON READS; WRITE OPERATIONS MAVE NO EFFECT.
DEFAULT VALUE	0000h		EFETCHA ED BY 1 PROVID: 20. THERES 1	١.
SIZE	16	TYPE	Rd/Wr PR US 10 31 AD	Rd RESERVED
OFFSET	26h	BIT	15:4	3:0

CAPABILITIES POINTER REGISTER	1820 /	BIT DESCRIPTION	ILITES POINTER. THIS FIELD CONTAINS A BYTE OFFSET INTO THE DEVICE'S CONFIGURATION SPACE INING THE FIRST ITEM IN THE CAPABILITIES LIST AND IS A READ ONLY REGISTER.	THAT WHEN THE AGP VALID BIT IN THE PCI-PCI BRIDGE (FUNCTION 1) DEVICE ADDRESS SPACE SIZE IER (OFFSET 4CH) IS SET TO INVALID, THIS CAPABILITIES POINTER WILL BE SET BY THE CHIPSET TO THE NEXT ITEM IN THE LINKED LIST. IF NO NEXT ITEM EXISTS, IT WILL BE SET TO NULL.
DEFAULT VALUE	CAP_PTR		CAPABILITES POINTER. THIS CONTAINING THE FIRST ITEM	OTE THAT WHEN THE AGP EGISTER (OFFSET 4CH) IS SINT TO THE NEXT ITEM IN
SIZE	8	TYPE	8 28	SAG
OFFSET	34h	BIT NUMBER	7:0	

FIGURE 18J

							مِ	
AGP CAPABILIT IDENTIFIER REGISTER	1822	BIT DESCRIPTION	ALWAYS RETURNS 0 ON READS; WRITE OPERATIONS HAYE NO EFFECT.	IN NUMBER. MAJOR REVISION NUMBER OF AGP INTERFACE SPECIFICATION CONFORMED TO BY	IN NUMBER. MINOR REVISION NUMBER OF AGP INTERFACE SPECIFICATION CONFORMED TO BY	POINTER TO THE NEXT ITEM IN CAPABILITES LIST. MUST BE NULL FOR FINAL ITEM IN LIST.	CAPABILITIES IDENTIFICATION. THE VALUE 02h IN THIS FIELD IDENTIFIES THE LIST ITEM AS PERTAINING TO AGP	
DEFAULT VALUE	CHIPSEI SPECIFIC		ALWAYS RETURNS	SION NUMBER. M	-	ER. POINTER TO	IDENTIFICATION.	
	\dashv		RESERVED.	MAJOR REVISIO THIS DEVICE.	MINOR REVISION THIS DEVICE.	NEXT POINTER.	CAPABILITIES	PFCISTERS
	32	TYPE	Rd	\$	₽	2	윤	
OFFSET	CAP PIR	BIT	31:24	23:20	19:16	15:8	7:0	

OFFSET		SIZE DEFAULT VALUE AGP STATUS REGISTER
CAP_PTR + 4	+	32 CHIPSET SPECIFIC 1824
NUMBER	TYPE	BIT DESCRIPTION
31:24	Rg	MAXIMUM REQUEST QUEUE DEPTH. THIS FIELD CONTAINS THE MAXIMUM NUMBER OF AGP COMMAND REQUESTS THIS DEVICE CAN MANAGE.
		IMPLEMENTATION NOTE: COMPAQ RECOMMENDS A MINIMUM REQUEST QUEUE DEPTH OF 8. THIS MEANS THAT THE TOTAL NUMBER OF REQUESTS THAT CAN BE HANDLED BY THE CHIPSET AT ONE TIME IN BOTH HIGH AND LOW PRIORITY QUEUES BE SHOULD 8 AT MINIMUM.
23:10	Rd	RESERVED. ALWAYS RETURNS O WHEN READ. WRITE OPERATIONS HAVE NO EFFECT.
6	&	SIDEBAND ADDRESSING SUPPORTED. IF SET TO 0, THIS DEVICE DOES NOT SUPPORT SIDE BAND ADDRESSING. IF SET TO 1, THIS DEVICE SUPPORTS SIDE BAND ADDRESSING. THE OPERATING SYSTEM WILL LOOK FOR THE HIGHEST PERFORMANCE MODE SUPPORTED BY BOTH THE AGP MASTER AND TARGET AND ENABLE THAT MODE IN THE AGP COMMAND REGISTERS.
8:2	Rd	RESERVED. ALWAYS RETURNS 0 WHEN READ. WRITE OPERATIONS HAVE NO EFFECT.
1:0	Rd	RATES SUPPORTED. THIS FIELD INDICATES THE DATA TRANSFER RATES SUPPORTED BY THIS DEVICE. AGP COMPLIANT DEVICES MUST REPORT ALL THAT APPLY. BIT 0, WHEN SET TO 1 INDICATES 1X MODE SUPPORTED. BIT 1, WHEN SET TO 1 INDICATES 2X MODE SUPPORTED. ZERO INDICATES THE CORRESPONDING TRANSFER RATE NOT SUPPORTED.
		THE OPERATING SYSTEM WILL LOOK FOR THE HIGHEST PERFORMANCE MODE SUPPORTED BY BOTH THE AGP MASTER AND TARGET AND ENABLE THAT MODE IN THE AGP COMMAND REGISTERS.
		NOTE: THE RATE FIELD APPLIES TO AD AND SBA BUSSES.

FIGURE 18K

SIZE DEFAULT VALUE	8 32 CHIPSET SPECIFIC 1826	TYPE BIT DESCRIPTION	Rd RESERVED. ALWAYS RETURNS 0 WHEN READ. WRITE OPERATIONS HAVE NO EFFECT.	Rd/Wr SIDEBAND ADDRESSING ENABLED. WHEN SET TO 1, THE BIT ENABLES SIDEBAND ADDRESSING IN THIS DEVICE. WHEN SET TO 0, THE BIT DISABLES SIDEBAND ADDRESSING. THE DEFAULT VALUE IS DISABLED (0).	RA/Wr AGP ENABLED. SETTING THIS BIT ALLOWS THE TARGET TO ACCEPT AGP OPERATIONS. WHEN CLEARED, THE TARGET IGNORES INCOMING AGP OPERATIONS. THE DEFAULT VALUE IS DISABLED (0).	NOTES—1. THE TARGET MUST BE ENABLED BEFORE THE MASTER. 2. AGP RESET CLEARS THE AGP ENABLE BIT.	Rd RESERVED. ALWAYS RETURNS O WHEN READ. WRITE OPERATIONS HAVE NO EFFECT.	Rd/Wr data rate. One (and only one) bit in this field must be set to indicate the desired agp transfer rate. The same bit must be set on both master and target. Bits should be set to get the following data rate:	BIT 1 BIT 0 TRANSFER RATE 0 1 1X 1 0 2X	THE DEFAULT TRANSFER RATE IS 1X.
ij	PTR +		31:10 F		Rd		_	1:0 Rd		
OFFSET	CAP_PTR	BIT NUMBER	31	6	∞		7:2			

FIGURE 18L


			T	
AGP DEVICE ADDRESS SPACE SIZE REGISTER	1828	BIT DESCRIPTION	ALWAYS RETURNS 0 WHEN READ. WRITE OPERATIONS HAVE NO EFFECT.	Rd/Wr Device Address Space Size. These bits determine the Size of Device Address Space to Be Allocated to Agp By System Bios. Prior to Execution of the System Bios Memory Mapping Software, System Bios Setts These bits to indicate the Amount of Agp Device Address Space Recurrent. Changes the Register, offset 10H (Referenced Addone). When the System Bios Memory Mapping Software Executify. If will allocate the Correct Addone). When the System Bios Memory Mapping Software Executify. If will allocate to Grece Address Space. Note the Size of Agp Device Address Space is Always Greater than or Equal to the Amount of Physical System Memory Allocated to Agp. The Amount of Physical System Memory Allocated to Agp is Managed By the Operating System. Bit 3 bit 2 bit 1 device Address Space is Always Greater than or Equal to Agp is 10H or 12B mb 12B m
DEFAULT VALUE	CHIPSET SPECIFIC). ALWAYS RETURNS 0	DORESS SPACE SIZE. THESE D TO AGP BY SYSTEM BIOS. E, SYSTEM BIOS SETS THESE D. CHANGING THESE BITS AU T-PCI BRIDGE (FUNCTION O) WHEN THE SYSTEM BIOS ME OF DEVICE ADDRESS SPACE. E SIZE OF AGP DEVICE ADDRE SYSTEM MEMORY ALLOCATED BY THE OPERATING SYSTEM. BIT 2 BIT 1 0 0 0 0 1 1 1 1 1 AULT SIZE OF DEVICE ADDRESS CONTRACTOR OF THESE DISTRIBUTION OF THE OPERATING SYSTEM. BIT 2 DISTRIBUTION OF THE OPERATING SYSTEM. BIT 1 D 1 D 1 D 1 D 1 D 1 D 1 D 1 D 1 D 1 D
SIZE	8		RESERVED.	DEVICE ADDI ALLOCATED SOFTWARE, S REQUIRED. THE HOST—F ABOVE). WI ABOVE). WI AMOUNT OF NOTE THE S NAMAGED BI 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1
	+ 0Ch	TYPE	Rd	Rd ∕₩
OFFSET	CAP_PTR	BIT	7:4	iii

FIGURE 18M

FOR CONTINUATION SEE FIGURE 18M

TOTAL COURT	Rd AGP VALID. WHEN THIS BIT IS SET TO 0, AGP IS NOT VALID IN THIS SYSTEM. SYSTEM BIUS DUES NOT NOT ALLOCATE DEVICE ADDRESS SPACE FOR AGP BECAUSE BITS 31:4 IN THE HOST—PCI BRIDGE (FUNCTION 0) BARO GART ADDRESS RANGE REGISTER, OFFSET 10H (REFERENCED ABOVE) ARE SET TO READ ONLY. THE PCI—PCI BRIDGE (FUNCTION 1) CAPABILITIES POINTER IS SET TO POINT TO THE NEXT ITEM IN THE LINKED LIST OR NULL IF THERE IS NO OTHER ITEM.	WHEN THIS BIT IS SET TO 1, AGP IS VALID IN THIS SYSTEM. SYSTEM BIOS ALLOCATES DEVICE ADDRESS SPACE FOR AGP BASED UPON THE VALUE SET IN BITS 3:1 ABOVE.	AGP VALID IS THE DEFAULT SETTING OF THIS REGISTER.
	S PARS S S S S S S S S S S S S S S S S S S	SPA	AGP
	0		

FIGURE 18Mo



74

1904 BIT DESCRIPTION	118		PECIFIC	CHIPSET SPECIFIC	8	I WE	161
Rd Reserved. Always returns o when read. Write operations have no	₹ 1	SS	RETURE	ALWAYS	RESERVED.	2	4: /
DESCRIPTION	BiT (TYPE	BIT NUMBER
1904			PECIFIC	HPSET S	8 C		01h
CART CAPABILITIES REC			VALUE	DEFAULT VALUE	SIZE		OFF SE

~	
STEF	
REGISTE	
IES	
CAPABILITIES	
CAP	
GART	
Ö	

NUMBER	IYPE	BIT DESCRIPTION
7:4	Rd	RESERVED. ALWAYS RETURNS O WHEN READ. WRITE OPERATIONS HAVE NO EFFECT.
Ю	Rd	Rd AGP BUS UTILIZATION, BANDWIDTH, AND LATENCY SUPPORTED. IF THIS BIT IS SET, THE CHIPSET IS CAPABLE OF PERFORMING AGP BUS UTILIZATION, BANDWIDTH, AND LATENCY CALCULATIONS.
2	Rd	ADDRESS TRANSLATION LEVEL SUPPORTED. THIS BIT INDICATES WHETHER SINGLE—LEVEL OR TWO—LEVEL ADDRESS TRANSLATION IS SUPPORTED BY THIS CHIPSET, WHEN THE BIT IS SET TO "0", SINGLE—LEVEL ADDRESS TRANSLATION IS SUPPORTED. WHEN THE BIT IS SET TO "1", TWO—LEVEL ADDRESS TRANSLATION SUPPORTED. HARDWARE STRAPPING MAY BE USED TO CONFIGURE THIS BIT IN CHIPSETS WHICH SUPPORT BOTH METHODS.
-	Rd	GART ENTRY LINKING SUPPORTED. WHEN THIS BIT IS SET, THE CHIPSET IS CAPABLE OF USING THE PREDEFINED LINK BIT IN EACH GART ENTRY TO DETERMINE WHETHER OR NOT TO CACHE THE NEXT CONTIGUOUS GART ENTRY. THE LINK BIT IS MAINTAINED BY THE GART MINIPORT DRIVER.
0	Rd	VALID BIT ERROR REPORTING SUPPORTED. WHEN THIS BIT IS SET, THE CHIPSET IS CAPABLE OF GENERATING AN SERR# WHEN A GRAPHICS DEVICE ATTEMPTS TO ACCESS AN INVALID PAGE IN AGP MEMORY.

02h	-	හ		000000000	900	ı			
						1			
BIT NUMBER	IYPE) TIB	BIT DESCRIPTION	NOIL
7:4	Rd	RESER	WED.	ALWAYS	RETURNS	O WHEN	READ.	WRITE	Rd RESERVED. ALWAYS RETURNS O WHEN READ. WRITE OPERATION
3	Rd/Wr	CART O.	CACHE GART	CACHE	WHEN IS DISABL	品。是	IS SET E DEFAU	T0 1.	Rd/Wr GART CACHE ENABLE. WHEN THIS BIT IS SET TO 1, THE CHIPSE 0, THE GART CACHE IS DISABLED. THE DEFAULT VALUE FOR THE
2	Rd	RESER	WED.	ALWAYS	RETURNS	O WHEN	READ.	WRITE	Rd RESERVED. ALWAYS RETURNS O WHEN READ. WRITE OPERATION
•	Rd/Wr	CART	FNTRY	INKINC	FNAR! F	WHEN	TAIN DIT	200	1 Rd /Wr GART FNTRY LINKING FNABLE WHEN THIS BIT IS SET THE CHIP

WHEN SET TO GART ENTRY LINKING ENABLE. WHEN THIS BIT IS SET, THE CHIPSET WILL USE THE PREDEFINED LINK BIT IN LINK BIT IS MAINTAINED BY THE GART MINIPORT DRIVER. Rd/Wr VALID BIT ERROR REPORTING ENABLE. WHEN THIS BIT IS SET, THE CHIPSET GENERATES SERR# WHEN A GRAPHICS DEVICE ATTEMPTS TO ACCESS AN INVALID PAGE IN AGP MEMORY. SET'S GART CACHE IS ENABLED. 11S BIT IS DISABLED (0). AGP FEATURE CONTROL REGISTER NS HAVE NO EFFECT. **NS HAVE NO EFFECT.** 1906 ~ DEFAULT VALUE SIZE OFFSET 0

ITUS REGISTER	1908		AVE NO EFFECT.	PROR HAS BEEN DETECTED AND SER
AGP FEATURE STATUS REGISTER		BIT DESCRIPTION	WED. ALWAYS RETURNS O WHEN READ. WRITE OPERATIONS HAVE NO EFFECT.	BIT ERROR DETECTED. WHEN THIS BIT IS SET, A VALID BIT ERROR HAS BEEN DETECTED AND SERR# LEEN GENERATED.
DEFAULT VALUE	900000000	-	D. ALWAYS RETURNS (BIT ERROR DETECTED. WIEEN GENERATED.
SIZE	8		RESERVE	VALID BIT HAS BEE
		TYPE	Rd	Rd/Wr
OFFSET	03h	BIT	7:1	0

FIGURE 19E

GART TABLE/DIRECTORY BASE ADDRESS REGISTER	1910		DDRESS. THESE BITS DEFINE THE BASE ADDRESS OF THE GART TABLE/DIRECTORY, WHICH IS PHYSICAL SYSTEM MEMORY. IN SYSTEMS USING SINGLE—LEVEL ADDRESS TRANSLATION, THIS RRESPONDS TO THE BASE ADDRESS OF THE GART TABLE. IN SYSTEMS USING TWO—LEVEL ADDRESS THIS REGISTER CORRESPONDS TO THE BASE ADDRESS OF THE GART DIRECTORY. THESE 20 BITS TO THE 20 MOST SIGNIFICANT BITS (BITS 31:12) OF THE 32 BIT GART TABLE/DIRECTORY BASE ICH IS ALIGNED ON A 4 KB PAGE BOUNDARY. TWENTY BITS PROVIDE 4 KB RESOLUTION. A THAN 00000h DEFINES A VALID BASE ADDRESS.	LWAYS RETURNS 0 WHEN READ. WRITE OPERATIONS HAVE NO EFFECT.
DEFAULT VALUE	400000000		JART BASE ADDRESS. THES OCATED IN PHYSICAL SYSTE REGISTER CORRESPONDS TO REGISTER CORRESPOND TO THE 20 MC ADDRESS WHICH IS ALIGNED ALUE OTHER THAN 00000h	
SIZE	32		GART BASE / LOCATED IN REGISTER CO TRANSLATION CORRESPOND ADDRESS WH	RESERVED
		TYPE	Rd/Wr	Rd
OFFSET	04h	BIT	31:12 Rd/Wr GART BASE ALLOCATED IN PREGISTER CONTRANSLATION, CORRESPOND ADDRESS WHICH VALUE OTHER	11:0

FIGURE 19F

GART DIRECTORY/TABLE CACHE SIZE REGISTER	1912	RIT DESCRIPTION		ECTORY ENTRIES, WHICH CAN BE CACHED BY THE CORF LOGIC CHIPSET	EXAMPLE: 0080h=128 ENTRIES. THIS FIELD IS VALID ONLY IN SYSTEMS USING TWO-LEVEL ADDRESS TRANSLATION.	IUM NUMBER OF GART TABLE ENTRIES, WHICH CAN BE CACHED BY THE CORE LOGIC CHIPSET.
DEFAULT VALUE	CHIPSET SPECIFIC			IUM NUMBER OF GART DIRE	PLE: 0080h=128 ENTRIES. XLATION.	IUM NUMBER OF GART TABL PLE: 0080h=128 ENTRIES.
SIZE	32			MAXII	TRANS	MAXIMU
		TYPE		Rd	_	Rd
OFF SET	08h	BIT	NUMBER	31:16		15:0

GART DIRECTORY/TABLE CACHE CONTROL REGISTER	1914	BIT DESCRIPTION	D. ALWAYS RETURNS O WHEN READ. WRITE OPERATIONS HAVE NO EFFECT.	RECTORY AND TABLE CACHE INVALIDATE. IN SYSTEMS USING SINGLE—LEVEL ADDRESS TRANSLATION, IIS BIT IS SET TO 1 THE CORE LOGIC CHIPSET INVALIDATES THE ENTIRE GART TABLE CACHE. IN USING TWO-LEVEL ADDRESS TRANSLATION, WHEN THIS BIT IS SET TO 1 THE CORE LOGIC CHIPSET ES THE ENTIRE CART DIRECTORY AND GART TABLE CACHES. WINDLETION OF THE INVALIDATE OPERATION, THE CORE LOGIC CHIPSET RESETS THIS BIT TO 0. THE HIPORT DRIVER MUST POLL THIS BIT TO VERIFY COMPLETION OF CACHE INVALIDATION.
DEFAULT VALUE	00000000		ALWAYS RETURNS	STORY AND TABLE CABILE IS SET TO 1 TO SING TWO-LEVEL AD THE ENTIRE CART PLETION OF THE INVORT DRIVER MUST F
SIZE	32		RESERVED.	Rd/wr gart direc When this Systems u Invalidates Upon com Gart Minip
		TYPE	Rd	Rd/Wr
OFFSET	OCh OCh	BIT NUMBER	31:1	c .

		,		
SIZE DEFAULT VALUE GART TABLE CACHE ENTRY CONTROL REGISTER 32 00000000h 1916	BIT DESCRIPTION	31:12 Rd/Wr Gart Table entry offset. These bits define the agp device address of the particular gart table entry to be invaldated/updated. The gart miniport device address is written to this register by the gart miniport driver, the chipset invaldates/updates the referenced cache entry based upon the appropriate setting in the update or invaldate bits (bits 1 and 0 respectively).	Rd/Wr/Gart Table cache entry update. When this bit is set to 1, the chipset updates the gart table cache entry referenced by bits 31:12 with the current entry in the gart table in system memory. The update function is performed immediately following the write to this register. When the update operation is completed, the core logic chipset resets this bit to 0. The gart miniport driver must poll this bit to verify completion of the update operation.	Rd/Wr Gart Table Cache entry invalidate. When this bit is set to 1, the chipset invalidates the gart table cache entry referenced by bits 31:12, if present in the gart table cache. The invalidate function is performed immediately following the write to this register. When the invalidate operation is completed, the core logic chipset resets this bit to 0. The gart miniport driver must poll this bit to verify completion of the invalidate operation.
	TYPE	Rd/Wr	Rd/Wr	Rd/Wr
OFFSET 10h	BIT NUMBER	31:12	_	0

FIGURE 191

OFFSET SIZE DEFAULT VALUE 14h 8 00h BIT TYPE	POSTED WRITE BUFFER CONTROL REGISTER	1918	BIT DESCRIPTION	ALWAYS RETURNS 0 WHEN READ. WRITE OPERATIONS HAVE NO EFFECT.	IED WRITE BUFFER. WHEN THIS BIT IS SET TO 1, THE CHIPSET WILL FLUSH ITS PROCESSOR TO STED WRITE BUFFERS. UPON COMPLETION OF THE PLUSH, THE CHIPSET SETS THIS BIT BACK TO 0. AINIPORT DRIVER MUST POLL THIS BIT TO VERIFY COMPLETION OF PLUSH OPERATION.
N SIZE TYPE Rd /Wr FLUSH Rd/Wr FLUSH THE G	DEFAULT VALUE	400). ALWAYS RETURNS	NS -
. _	SIZE	8		RESERVE	FLUSH POWEN WENORY THE GART
OFFSET 14h NUMBER 11:1			TYPE	Rd	Rd/Wr
	OFFSET	14h	BIT	11:1	0

FIGURE 19J

OFFSET		SIZE	DEFAULT VALUE	AGP BUS UTILIZATION/BANDWIDTH/LATENCY COMMAND REGISTER
15h		80	00h	1920
NUMBER	TYPE			BIT DESCRIPTION
7:4	器	Rd RESERVED.	1	ALWAYS RETURNS 0 WHEN READ. WRITE OPERATIONS HAVE NO EFFECT.
3	Rd/Wr	ENABLE THE COL	AGP BUS LATENCY COU	Rd/Wr ENABLE AGP BUS LATENCY COUNTER. WHEN THIS BIT IS SET TO 1, THE AGP BUS LATENCY COUNTER STARTS THE COUNTER STOPS WHEN THIS BIT IS CLEARED TO ZERO.
2 .	Rd/Wr	ENABLE STARTS.	AGP BUS BANDWIDTH C THE COUNTER STOPS	Rd/Wr ENABLE AGP BUS BANDWIDTH COUNTER. WHEN THIS BIT IS SET TO 1, THE AGP BUS BANDWIDTH COUNTER STARTS. THE COUNTER STOPS WHEN THIS BIT IS CLEARED TO ZERO.
-	Rd/Wr	ENABLE STARTS.	AGP BUS UTILIZATION C THE COUNTER STOPS	Rd/Wr ENABLE AGP BUS UTILIZATION COUNTER. WHEN THIS BIT IS SET TO 1, THE AGP BUS UTILIZATION COUNTER STARTS. THE COUNTER STOPS WHEN THIS BIT IS CLEARED TO ZERO.
0	Wr	CLEAR /	AGP BUS UTILIZATION CO A "1" TO THIS BIT.	CLEAR AGP BUS UTILIZATION COUNTERS. THE AGP BUS UTILIZATION COUNTERS ARE CLEARED TO ZERO BY WRITING A "1" TO THIS BIT. THIS IS A WRITE ONLY BIT. READS TO THIS BIT WILL RETURN 0.

IGURE 19K


<u></u>	
ш	1
2	
=)
$\frac{1}{2}$	


GURE 19	3	≥	
SUS		7)
SUS	7		
Ξ	L		
<u> </u>	C	4	
$\underline{\circ}$;		
ū	2	=)

AGP BUS BANDWIDTH REGISTER	1924	BIT DESCRIPTION	31:0 Rd/Wr THIS REGISTER HOLDS THE AGP BUS BANDWIDTH COUNTER VALUE WHICH IS INCREMENTED IN EVERY AGP BUS CLOCK WHEN THE AGP AD[31:0] BUS IS ACTIVE WITH EITHER ONE OF THE FOLLOWING TRANSACTIONS:	PCI DATA PHASE—IRDY# AND TRDY# ARE SAMPLED ACTIVE.	DATA PHASE—STARTS WHEN GNT# IS ASSERTED ACTIVE AND ST[2] EQUALS 0 AND CONTINUES UNTIL TRANSFER HAS COMPLETED. NOTE THAT AGP BUS DOES NOT INDICATE END OF DATA PHASE. IT IS THE DEVICE MEASURING UTILIZATION (USUALLY CHIPSET) TO TRACK SIZES OF TRANSACTIONS.	THE COUNTER IS INITIALIZED TO ZERO WHEN BIT [0] OF THE AGP BUS UTILIZATION/BANDWIDTH/LATENCY COMMAND REGISTER IS SET TO 1. THE COUNTER STARTS WHEN BIT [2] OF THE AGP BUS UTILIZATION/BANDWIDTH/LATENCY COMMAND REGISTER IS SET TO 1 AND STOPS WHEN BIT [2] IS CLEARED TO 0.
DEFAULT VALUE	400000000		REGISTER HOLDS THE AGE K WHEN THE AGP AD[31:0	ici data phase—irdy# an	AGP DATA PHASE—STARTS DATA TRANSFER HAS COMPUP TO THE DEVICE MEASU	COUNTER IS INITIALIZED TO AND REGISTER IS SET TO MIDTH/LATENCY COMMAND
SIZE	32		r THIS CLOC	•	 	THE COMM BANDY
	اے	TYPE	Rd ∕v			
OFFSET	1Ch	BIT NUMBER	31:0			

FIGURE 19N

				······································
1926	BIT DESCRIPTION	Rd/Wr/This register holds the AGP Bus Latency counter value which is incremented for every AGP Bus Clock that expires while the chipset is processing a particular AGP read request. The value represents the time it takes to process an AGP transaction starting at the time the read request is enqueued and completing when the first quad word is data is returned to the master.	<u>Implementation note:</u> The Chipset Must Track a Particular agp read request starting from the Time it is enqueued and ending when the first quad word of data is returned to the master. Time required to process previously enqueued requests is ignored by when computing this value.	THE COUNTER IS INITIALIZED TO ZERO WHEN BIT [0] OF THE AGP BUS UTILIZATION/BANDWIDTH/LATENCY COMMAND REGISTER IS SET TO 1. THE COUNTER STARTS WHEN BIT [3] OF THE AGP BUS UTILIZATION/BANDWIDTH/LATENCY COMMAND REGISTER IS SET TO 1 AND STOPS WHEN BIT [3] IS CLEARED TO 0.
00000000		iegister holds the Ac That expires while i Sents the time it tak Iueued and completin	<u>Jentation Note:</u> The I is enqueued and ex Required to process	OUNTER IS INITALIZED IND REGISTER IS SET TRIBITALIZED INDITALIZED COMMANI
32		THIS R CLOCK REPRES IS END	IMPLEN TIME II	THE COMMA
	TYPE	Rd/Wr		
20h	BIT	31:0		





GRAPHICS CONTROLLER CONFIGURATION REGISTERS

							-2202					
00h	04h	08h	0Ch	10h.	14h	18h-30h	34h	38h-3Ch	CAPABILITIES POINTER	CAPABILITIES POINTER+4	CAPABILITIES POINTER+8	CAPABILITIES POINTER+12-FFh
OR ID	IAND	REVISION ID	RESERVED				* CAPABILITIES POINTER		*	*	*	/OR RESERVED
VENDC	COMIN		LATENCY TIMER	FRAME BUFFER	CONTROL	RVED		:VED	n identifier	TATUS	MMAND	TION REGISTERS AND,
SE 10	TUS	CLASS CODE	HEADER TYPE	BARO-LOCAL	BAR1-	RESE	SERVED	RESE	AGP CAPABILI	AGP S	AGP CO	GRAPHICS CONTROLLER SPECIFIC OPTION REGISTERS AND/OR RESERVED
DEMC	STA		RESERVED		-		RES		*	*	*	GRAPHICS CON
	VENDOR ID	ID VENDOR ID S COMMAND	S CODE CLASS CODE COMMAND REVISION ID	STATUS CODE COMMAND CLASS CODE REVISION ID REVISION ID READER TYPE LATENCY TIMER RESERVED	STATUS COMMAND CLASS CODE COMMAND HEADER TYPE LATENCY TIMER RESERVED BARO-LOCAL FRAME BUFFER	STATUS CLASS CODE HEADER TYPE BARO-LOCAL FRAME BUFFER BAR1-CONTROL	STATUS COMMAND CLASS CODE HEADER TYPE LATENCY TIMER RESERVED BARO-LOCAL FRAME BUFFER BARO-CONTROL RESERVED	STATUS COMMAND CLASS CODE HEADER TYPE LATENCY TIMER RESERVED BAR0-LOCAL FRAME BUFFER BAR1-CONTROL RESERVED RESERVED * CAPABILITIES POINTER	DEVICE ID VENDOR ID 00h STATUS COMMAND 04h CLASS CODE REVISION ID 08h HEADER TYPE LATENCY TIMER RESERVED 0Ch BAR0—LOCAL FRAME BUFFER 10h 10h BAR1—CONTROL 14h 14h RESERVED * CAPABILITIES 34h RESERVED 38h—3Ch	DEVICE ID VENDOR ID 00h STATUS COMMAND 04h CLASS CODE RESERVED 04h RESERVED RESERVED 0Ch BARO-LOCAL FRAME BUFFER RESERVED 14h BAR1-CONTROL 14h 14h RESERVED * CAPABILITES 34h RESERVED * POINTER 38h-3Ch AGP CAPABILITY IDENTIFIER * POINTER	DEVICE ID VENDOR ID ORDH STATUS COMMAND 04h RESERVED HEADER TYPE LATENCY TIMER RESERVED 0Ch BARO-LOCAL FRAME BUFFER 10h 10h BARO-LOCAL FRAME BUFFER 10h 14h RESERVED 18h-30h 18h-30h RESERVED 38h-3Ch 38h-3Ch * AGP CAPABILITY IDENTIFIER 38h-3Ch * POINTER * POINTER	DEVICE ID VENDOR ID ODh STATUS COMMAND 04h RESERVED HEADER TYPE LATENCY TIMER RESERVED OCh BARD-LOCAL FRAME BUFFER 10h 08h BAR1-CONTROL 14h 14h RESERVED 18h-30h - * AGP CAPABILITY IDENTIFIER 38h-3ch - * AGP CAPABILITY IDENTIFIER * CAPABILITES - * AGP STATUS * CAPABILITES - * AGP COMMAND * CAPABILITES

* = REGIONS INDICATE AGP SPECIFIC REGISTERS

FIGURE 22A

CAPABILITIES POINTER REGISTER	2203		BIT DESCRIPTION	POINTER. THIS FIELD CONTAINS A BYTE OFFSET INTO THE DEVICE'S CONFIGURATION SPACE. THE FIRST ITEM IN THE CAPABILITIES LIST AND IS A READ ONLY REGISTER.
DEFAULT VALUE	40h		•	CAPABILITIES POINTER. THIS CONTAINING THE FIRST ITEM
SIZE	8	1	ITPE	Rd CON
OFFSET	34h	100	NUMBER	7:0

FIGURE 22B

SIZE 32 TYPE Rd RE	ZE DEFAULT VALUE AGP CAPABILITY IDENTIFIER REGISTER 2204 BIT DESCRIPTION RESERVED. ALWAYS RETURNS 0 ON READS; WRITE OPERATIONS HAVE NO EFFECT.
MAJOR REVI THIS DEVICE	REVISION NUMBER. MAJOR REVISION NUMBER OF AGP INTERFACE SPECIFICATION CONFORMED TO B
MINOR REVISION BY THIS DEVICE.	REVISION NUMBER. MINOR REVISION NUMBER OF AGP INTERFACE SPECIFICATION CONFORMED TO IS DEVICE.
NEXT POI	POINTER. POINTER TO THE NEXT ITEM IN CAPABILITIES LIST. MUST BE NULL FOR FINAL ITEM IN LIST
APABILTI	CAPABILTIES IDENTIFICATION. THE VALUE O2h IN THIS FIELD IDENTIFIES THE LIST ITEM AS PERTAINING TO
3P REGIS	TERS.

FIGURE 22C

DEFAULT VALUE	GRAPHICS CONTROLLER SPECIFIC	
SIZE DE	S2 GRAPHICS	
OFFSET SI	44h 3	

REGISTER	
STATUS RE	
AGP	


44h		32 GRAPHICS CONTROLLER SPECIFIC
BIT	TYPE	BIT DESCRIPTION
31:24		Rd MAXIMUM REQUEST QUI'UE DEPTH. THIS FIELD CONTAINS THE MAXIMUM NUMBER AT AGP COMMAND REQUESTS THIS DEVICE CAN MANAGE.
23:10	Rd	RESERVED. ALWAYS RETURNS O WHEN READ. WRITE OPERATIONS HAVE NO EFFECT.
5	Rd	SIDEBAND AC
8:2	Rd	Ì
1:0	Rd	RATES SUPPORTED. THIS FIELD INDICATES THE DATA TRANSFER RATES SUPPORTED BY THIS DEVICE. AGP COMPLANT DEVICES MUST REPORT ALL THAT APPLY. BIT 0, WHEN SET TO 1 INDICATES 1x MODE SUPPORTED. BIT 1, WHEN SET TO 1 INDICATES 2x MODE SUPPORTED. ZERO INDICATES THE CORRESPONDING TRANSFER RATE NOT SUPPORTED.
		NOTE: THE RATE FIELD APPLIES TO AD AND SBA BUSSES.

FIGURE 22E

BEST, TYPICAL, AND WORST CASE LATENCIES FOR AGP

		1		1
		CACHE	CACHE	CACHE
		GART	CART	CART
		BOUNDARY,	BOUNDARY,	BOUNDARY,
		E E	S S	E E
5	ASSUMPTIONS	CACHE	CACHE	CACHE
5	E E	8	8	8
110110	ASS	ALIGNED	ALIGNED	ALIGNED
		REQUEST	REQUEST	REQUEST
		AD BUS AVAILABLE, REQUEST ALIGNED ON CACHE LINE BOUNDARY, GART CACHE HIT, PAGE HIT	AD BUS AVAILABLE, REQUEST ALIGNED ON CACHE LINE BOUNDARY, GART CACHE HIT, PAGE MISS	AD BUS AVAILABLE, REQUEST ALIGNED ON CACHE LINE BOUNDARY, GART CACHE MISS, PAGE MISS
	LATENCY (CLOCKS)	14	40	117
	CASE	BEST	TYPICAL	WORST

FIGURE 23



NAME OF SFRVICE	SERVICES	SERVICES PROVIDED BY THE AGP MINIPORT DRIVER PROTOCOL
PCIMPInit	Initializes AGP registers in the	PRIRET PCIMPluit (instanceNum, handle, pRefData)
	master and target.	instanceNum=specifies chipset instance in multi chipset configurations. Input.
		handle=PCI handle used when calling PCI services. Input.
		pRefData=pointer to where service writes reference Dword. Output
		Returns: PCIRET value.
PCIMPReset	Calls OS to allocate memory for GART.	PCIRET PCIMPReset (handle, refData, numPhysPages, invalidAddr1, invalidAddr2, pCaps)
	Enables AGP in master and target.	where: handle=PCI handle used when calling PCI services. Input.
		refData=specifies Dword written by PCIMPInit. Input
		numPhysPages=number of pages of system memory available for the GART. Input.
-		invalidAddr1=specifies an invalid physical address that can be used to initialize the GART. Input
		invalid Addr2=specifies a different invalid physical address that can be used to initilize the GART. Input.
		pCaps=pointer to where PCIMPReset writes the capabilities flag MP_FLUSHES_L2_CACHE. Output. Returns: PCIRET value.

FIGURE 25A

MI
5
2
1.1
2
\supset
9

SERVICES PROVIDED BY THE ASP MINIPORT DRIVER. (cont.)	PCIRET PCIMPReserveEntries (handle, refdata, numPages, alignMask, pMapHandle, pAGPDev, flags). where:	handle=PCI handle used when calling PCI services. Input. refData=specifies Dword written by PCIMPInit. Input numPages=number of GART entries to reserve. Input	alignMask=specifies how the requested entries should be aligned in AGP device address space (device address space). **** pMapHandle=pointer to where service writes the resulting map handle. Map handle is a linear address pointing to base of reserved entries. Output.	pAGPDev=pointer to where the service writes the AGP device address corresponding to the allocated device handle.	Returns: PCIRET value.
SERVICES PRO	Reserves available entries in the GART.	•			,
	PCIMPReserveEntries				

SERVICES PROVIDED BY THE AGP MINIPORT DRIVER. (cont.)	void PCIMPMapEntries (handle, refdata, numPages, mapHandle, systemLin). where:	handle=PCI handle used when calling PCI services. Input. refData=specifies Dword written by PCIMPInit. Input	numPages=number of 4 KB pages in physical memory that need mapping. Input.	mapHandle=linear address pointing to specific GART entry. This tells driver where to map pages. Input.	systemLin=Linear address used by the processor which marks the start of the 4 KB pages. Note that the non-contiguous 4 KB pages in physical address space appear to the processor in system linear address space as continues.	Returns: no return value.
SERVICES PRO	Maps physical addresses provided by the OS with their corresponding	GART entries. Sets link bits as required.				
	PCIMPMapEntries					

IGURE 25D

SERVICES PROVIDED BY THE AGP MINIPORT DRIVER. (cont.)	void PCIMPFlushPages (handle, refData, numPages, mapHandle, byteOffset, systemLin).	where: handle=PCI handle used when calling PCI services. Input. refData=specifies Dword written by PCIMPInit. Input	numPages=number of 4 KB pages in physical memory that need mapping. Input.	mapHandle=linear address pointing to specific GART entry. This tells driver where to map pages. Input.	byteOffset=offset in bytes from the beginning of the memory block to the start of a page. Input.	systemLin=Linear address used by the processor which marks the start of the 4 KB pages to flush. Input.	Returns: no return value.
SERVICES PRO	Flushes L1 and L2 caches.		·				
	PCIMPFlushPages						

Marks a GART table entries. Marks a GART table entries. Marks a GART table entries. Marks a GART table entry as invalid, thus freeing the entry for future use.	SERVICES PROVIDED BY THE AGP MINIPORT DRIVER. (cont.)	void PCIMPUnmapEntries (handle, refData, numPages, mapHandle) where:	handle=PCI handle used when calling PCI services. Input.	refData=specifies Dword written by PCIMPInit. Input. numPages=number of GART table entries to free. Input.	mapHandle=index into the GART. This tells driver the first GART table entry to free. Input.	byteOffset=offset in bytes from the beginning of the memory block to the start of a page. Input.	Returns: no return value.	void PCIMPUnmapEntries (handle, refData, numPages, mapHandle)	where:	handle=PCI handle used when calling PCI services. Input.	refData=specifies Dword written by PCIMPInit. Input.	numPages=number of GART table entries to free. Input.	mapHandle=index into the GART. This tells driver the first GART table entry to free. Input.	Returns: no return value.
	SERVICES PROV	Unmaps the GART table entries. GART entries are still	Maintains coherency	or GARI cache and link bits in GART entries.				Marks a GART table entry as involid.	thus freeing the	entry for future use.				

FIGURE 25E

	SERVICES PRO	SERVICES PROVIDED BY THE AGP MINIPORT DRIVER. (cont.)
PCIMPExit	Returns GART table	void PCIMPExit (handle, refData)
	(i.e deallocates	where:
	GAKI table).	handle=PCI handle used when calling PCI services. Input.
		refData=specifies Dword written by PCIMPInit. Input.
		Returns: no return value.

		, 		
SERVICES AVAILABLE TO THE AGP MINIPORT DRIVER	PR0T0C0L	ULONG PCIGet Version 0 Returns: This service returns one of the following values: 400 Windows95 410 Windows97 500 Windows NT 5,0	VOID PCIGEtHandleInto (handle, pBus, pDeviceFuriction) where: handle=PCI device handle for either the master or target. This value is obtained from the preceding PCIMPInit call. Input. pBus=pointer to where service writes the bus number. Output. pDeviceFunction=pointer to where service writes the device function number. Returns: no return value.	ULONG PCIReadConf (bus, deviceFunction, offset) **here: bus=specifies bus number obtained from call to PCIGetHandleInfo. Input. deviceFunction=specifies device function number obtained from call to PCiGetHandleInfo. Input. offset=offset into configuration header. Input. Returns: no return value.
SERVICES	FUNCTION	Gets the operating system version number.	Gets current device and function numbers.	Reads the requested Dword from the master or target's PCI configuration header.
	NAME OF SERVICE	PCIGetVersion	PCIGetHandleInfo	PCiReadConf

FIGURE 26A

<u>3B</u>
7
K
GUI
F

SERVICES AVAILABLE TO THE AGP MINIPORT DRIVER. (cont.)	void PCIWriteConf (bus, deviceFunction, offset, new Value) where: bus=specifies bus number obtained from call to PCIGetHandleInfo. Input. deviceFunction=specifies deviceFunction number obtained from call to PCIGetHandleInfo. Input. offset=offset into configuration header. Input. newValue=value to be written to the specified offset. Input. Returns: no return value.	PVOID PCIAllocatePages (numPages, alignMask, flags) where: numPages=number of 4 KB pages in physical memory to be allocated. Input. alignMask=specifies how the requested entries should be aligned in memory (i.e.—boundaries). Input. flags=PageZeroInit and PageContig flags. Input. Returns: this service returns NULL or the linear address.	void PCIFreePages (linAddress) where: linAddress=linear address for the base of the GART table. Returns: no return value.	ULONG PCILinToDev (linAddress) where: linAddress=linear address to convert to device address. Returns: no return value.
SERVICES AN	Writes the requested Dword to the specified master or target's PCI configuration header.	Requests OS to allocate pages for the GART table.	Frees memory allocated for GART table.	Converts linear address to device (physical) address.
	PCIWriteConf.	PCIAllocate Pages	PCIFreePages	PCILinToDev

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3: 12.01,2000 Bulletin 2000/02

(51) Int CI.7: G06F 3/14

- (43) Date of publication A2: 17.03.1999 Bulletin 1999/11
- (21) Application number: 98307097.0
- (22) Date of filing: 03.09.1998
- (84) Designated Contracting States:

 AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

 MC NL PT SE

 Designated Extension States:

 AL LT LV MK RO SI
- (30) Priority: 09.09.1997 US 926421
- (71) Applicant: Compaq Computer Corporation Houston Texas 77070 (US)

- (72) Inventors:
 - Santos, Gregory N.
 Cypress, Texas 77429 (US)
 - Elliott, Robert C.
 Houston, Texas 77069 (US)
- (74) Representative: Brunner, Michael John et al GILL JENNINGS & EVERY Broadgate House 7 Eldon Street London EC2M 7LH (GB)
- (54) System and method for invalidating and updating individual gart (graphic address remapping table) entries for accelerated graphics port transaction requests
- A computer system having a core logic chipset (57)that functions as a bridge between an Accelerated Graphics Port ("AGP") bus device such as a graphics controller, and a host processor and computer system memory wherein a Graphics Address Remapping Table ("GART table") is used by the core logic chipset to remap virtual memory addresses used by the AGP graphics controller into physical memory addresses that reside in the computer system memory. The GART table enables the AGP graphics controller to work in contiguous virtual memory address space, but actually use noncontiguous blocks or pages of physical system memory to store textures, command lists and the like. The GART table is made up of a plurality of entries, each entry comprising an address pointer to a base address of a page of graphics data in memory, and feature flags that may be used to customize the associated page. The core logic chipset may cache a subset of the most recently used GART table entries to increase AGP performance when performing the address translation. A GART cache entry control register is used by an application programming interface, such as a GART miniport driver, to indicate to the core logic chipset that an individual GART table entry in the chipset cache should be invalidated and/or updated. The core logic chipset may then perform the required invalidate and/or update operation on the individual GART table entry without having to flush or otherwise disturb the other still relevant GART table entries stored in the cache.




FIGURE 2



EUROPEAN SEARCH REPORT

Application Number EP 98 30 7097

	DOCUMENTS CONSIDER	RED TO BE RELEVANT			
Category	Citation of document with indic of relevant passage		Relevant to claim	CLASSIFICATION OF THE APPLICATION (InLCI.6)	
Y		9-01-24)	1-3,5-8, 14-16, 20-26, 32,33, 40-52	G06F3/14 G06F12/10	
	*				
Y	WO 93 04462 A (DIGITA 4 March 1993 (1993-0)		1-3,5-8, 14-16, 20-26, 32,33, 40-52		
	* page 7, line 24 - * page 24, line 3 -	page 8, line 2 * line 37 *			
A	EP 0 766 177 A (IBM) 2 April 1997 (1997-0 * column 3, line 50	4-02) - column 4, line 23 *	1-52	TECHNICAL FIELDS	
				SEARCHED (IMLCI.6) GO6F GO9G	
	The present search report has be	een drawn up for all claims			
-	Place of search	Date of completion of the search	'' 	Examiner	
	THE HAGUE	25 November 1999	9 Ni	elsen, O	
X pi Y pi dx A : te	CATEGORY OF CITED DOCUMENTS articularly relevant if taken alone articularly relevant if combined with anothe sourment of the same outlegory chnological background on-written disclosure termediate document	T : theory or princip E : earlier patent di after the filing d. P : document cited L : document cited	T: theory or principle underlying the in E: earlier patent document, but publis efter the filing data D: document cited in the application L: document cited for other receons &: member of the same patent farrily,		

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 98 30 7097

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on.

The European Patent Office is in no way liable for those particulars which are merely given for the purpose of information.

25-11-1999

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 4800489	Α	24-01-1989	US	4763244 A	09-08-198
			DE	3688978 D	07-10-199
			ÐE	3688978 T	20-01-199
			ĒΡ	0253824 A	27-01-198
			JP	2567594 B	25-12-199
			JP	63502224 T	25 - 08-1 9 8
			-KR	9411668 B	23-12-199
		,	MO	8704544 A	30-07-198
WO 9304462	 A	04-03-1993	US	5313577 A	17-05-199
		0, 00 000	US	5321806 A	14-06-199
			ĀŪ	2553592 A	16-03-199
EP 0766177		02-04-1997	JP	9097214 A	08-04-199

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

THIS PAGE BLANK (USPTO)